From patchwork Wed Dec 20 10:08:37 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?TW91ZHkgSG8gKOS9leWul+WOnyk=?= X-Patchwork-Id: 18357 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:24d3:b0:fb:cd0c:d3e with SMTP id r19csp2537003dyi; Wed, 20 Dec 2023 02:15:47 -0800 (PST) X-Google-Smtp-Source: AGHT+IGMhXGiXw7KY+j4p8jcnOROP4XiTRVvyMHU1P+S4KqYN3+sgjNL2/HZjibEqDsZMiqy+wNF X-Received: by 2002:a05:6830:10cd:b0:6d8:4d56:59cc with SMTP id z13-20020a05683010cd00b006d84d5659ccmr20848253oto.21.1703067347504; Wed, 20 Dec 2023 02:15:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703067347; cv=none; d=google.com; s=arc-20160816; b=vVkQHoVyJV+T2ZVoe0GIx7PK/PhPxPk4vmewtjNW9u2yFBusu9D4ekg19croXGpLo6 Oyj4C6jGukep08VCd6qftCsLmOAhPl8oRmZJOvNyO5Oxow8rWmHGIhE5ZP0wS9cbF8XV IadyyaY96qdDeQN0C91PXbWhSSE4UpW1ZPPBqVp29aBmaCWo6trvrvpJXsOgYnNFuuo4 Uv/Jiowip5nL5f1L6MmqeUVqtEYyCTQoE2fhIBiSmkiCecqeylidvWaRAmM0CNmpIEz0 SyijaruOi9Mrb5C+9t4eBccOwALH0kJzaE7VqwX4P3LFjuW+OELz32LaWvlMDIJCSJU7 MuQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :message-id:date:subject:cc:to:from:dkim-signature; bh=BB/db8kwBAgYmnmKYFiiM6LqADno4HrExJ7cxr5YTxs=; fh=3nGRHdyF/ZeFRBF8ebT1bp+y/1cl5V4v5V3fdeDT7nI=; b=vbS4cCL/jniWlIhUO7wqnUArBrBWQ+DoVYnlzTLwewItZy/mqXgw7zoPZauqeicYAU AZ/pTxKkhNX8rM9hWRrnGeguLKbjDDyHSlweueMGvGXWlAh3Pp0EdhPjb5NbK9EeeJvN MwVgfJbnWtyoHiC3IZbFaEh8Gcb39wCIYGYpvej42xOysZfYXr6hof381u+DpUqQSUiA YAlSjomfQjiok0RgL5ryEsQkzkN3y6SER5kxfGGc/tK7Va0QyeNiaaK4uStRpm2q3g/u p0Ve3QN3JPv3HjX/uYYJK1swHGx13rGZ1wyi7U6kcxk+z8DKXJNQOn7v47fYkoOlDRy5 +yJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=lIBMkDL7; spf=pass (google.com: domain of linux-kernel+bounces-6708-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6708-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id w16-20020a63c110000000b005c2786b7e32si21318099pgf.812.2023.12.20.02.15.47 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 02:15:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6708-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=lIBMkDL7; spf=pass (google.com: domain of linux-kernel+bounces-6708-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6708-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 2E24C2865A9 for ; Wed, 20 Dec 2023 10:15:47 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id F32B03E466; Wed, 20 Dec 2023 10:09:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="lIBMkDL7" X-Original-To: linux-kernel@vger.kernel.org Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4191E21379; Wed, 20 Dec 2023 10:09:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com X-UUID: c8f85e0e9f1f11eeba30773df0976c77-20231220 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=BB/db8kwBAgYmnmKYFiiM6LqADno4HrExJ7cxr5YTxs=; b=lIBMkDL7bs2HWDaru4WTJBYrxXDHxu4xeOtt3LVm1sJpFeWJnH2KYxbHSHRo5deRMtnsmr1s2wrGMpLO6XZs5HIyroFKuok4PpM/+jA8Rp3vd1dMRplVV4ck6WCvdB9bn59u/Y0ks5pK8liTpsTPPGLhL6MV/mo6UQz6laHg5IM=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.35,REQID:280067e6-3abe-41db-9c37-c72000c4bb1f,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:5d391d7,CLOUDID:9b537a7e-4f93-4875-95e7-8c66ea833d57,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO, DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULS X-UUID: c8f85e0e9f1f11eeba30773df0976c77-20231220 Received: from mtkmbs14n2.mediatek.inc [(172.21.101.76)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1194438982; Wed, 20 Dec 2023 18:08:55 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs13n1.mediatek.inc (172.21.101.193) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Wed, 20 Dec 2023 18:08:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Wed, 20 Dec 2023 18:08:54 +0800 From: Moudy Ho To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Matthias Brugger , AngeloGioacchino Del Regno , Hans Verkuil CC: , , , , , , Moudy Ho Subject: [PATCH v10 00/16] introduce more MDP3 components in MT8195 Date: Wed, 20 Dec 2023 18:08:37 +0800 Message-ID: <20231220100853.20616-1-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MTK: N X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1781259308819541253 X-GMAIL-MSGID: 1785795547398574416 From: Moudy Ho Changes since v9: - Rebase on linux-next. - Dependent dtsi files: Message ID = 20231030094840.2479-1-moudy.ho@mediatek.com - Depends on: Message ID = 20231214055847.4936-1-shawn.sung@mediatek.com - Include the missing compatible name 'mediatek,mt8188-vdo1-rdma' in patch [2/16]. Changes since v8: - Rebase on linux-next. - Dependent dtsi files: https://patchwork.kernel.org/project/linux-mediatek/list/?series=797543 - Depends on: Message ID = 20231024130048.14749-9-shawn.sung@mediatek.com - Following Rob's suggestion, the number of 'clocks' and 'mboxes' items are restricted using the 'minItems' in [2/16] and [3/16]. - Revise the dependent mt8188 disp padding compatible name in [16/16]. Changes since v7: - Rebase on linux-next. - Dependent dtsi files: https://patchwork.kernel.org/project/linux-mediatek/list/?series=797543 - Depends on: Message ID = 20231024130048.14749-9-shawn.sung@mediatek.com - Correct the bindings of the four components: FG, TCC, TDSHP and HDR. The names of the first three are expanded in the title, and the descriptions of all four have been enhanced. Changes since v6: - Rebase on v6.6-rc5. - Dependent dtsi files: https://patchwork.kernel.org/project/linux-mediatek/list/?series=792079 - Depends on: Message ID = 20231006073831.10402-5-shawn.sung@mediatek.com - Discard splitting RDMA's common properties and instead use 'allOf' to isolate different platform features. - Revise the incorrect properties in FG, HDR, STITCH, TCC and TDAP bindings. - Adding SoC-specific compatible string to components, like WROT and RSZ, that are inherited from MT8183. - Fixed typos in TCC patch and enhancing its hardware description. Changes since v5: - Rebase on v6.6-rc2. - Dependent dtsi files: https://patchwork.kernel.org/project/linux-mediatek/list/?series=786511 - Depends on: Message ID = 20230911074233.31556-5-shawn.sung@mediatek.com - Split out common propertis for RDMA. - Split each component into independent patches. Changes since v4: - Rebase on v6.6-rc1 - Organize identical hardware components into their respective files. Hi, The purpose of this patch is to separate the MDP3-related bindings from the original mailing list mentioned below: https://lore.kernel.org/all/20230208092209.19472-1-moudy.ho@mediatek.com/ Those binding files describe additional components that are present in the mt8195. Moudy Ho (16): dt-bindings: media: mediatek: mdp3: correct RDMA and WROT node with generic names dt-bindings: media: mediatek: mdp3: merge the indentical RDMA under display dt-bindings: media: mediatek: mdp3: add config for MT8195 RDMA dt-bindings: media: mediatek: mdp3: add compatible for MT8195 RSZ dt-bindings: media: mediatek: mdp3: add compatible for MT8195 WROT dt-bindings: media: mediatek: mdp3: add component FG for MT8195 dt-bindings: media: mediatek: mdp3: add component HDR for MT8195 dt-bindings: media: mediatek: mdp3: add component STITCH for MT8195 dt-bindings: media: mediatek: mdp3: add component TCC for MT8195 dt-bindings: media: mediatek: mdp3: add component TDSHP for MT8195 dt-bindings: display: mediatek: aal: add compatible for MT8195 dt-bindings: display: mediatek: color: add compatible for MT8195 dt-bindings: display: mediatek: merge: add compatible for MT8195 dt-bindings: display: mediatek: ovl: add compatible for MT8195 dt-bindings: display: mediatek: split: add compatible for MT8195 dt-bindings: display: mediatek: padding: add compatible for MT8195 .../display/mediatek/mediatek,aal.yaml | 1 + .../display/mediatek/mediatek,color.yaml | 1 + .../display/mediatek/mediatek,mdp-rdma.yaml | 92 ------------------ .../display/mediatek/mediatek,merge.yaml | 1 + .../display/mediatek/mediatek,ovl.yaml | 1 + .../display/mediatek/mediatek,padding.yaml | 4 +- .../display/mediatek/mediatek,split.yaml | 27 ++++++ .../bindings/media/mediatek,mdp3-fg.yaml | 61 ++++++++++++ .../bindings/media/mediatek,mdp3-hdr.yaml | 61 ++++++++++++ .../bindings/media/mediatek,mdp3-rdma.yaml | 93 ++++++++++++++++--- .../bindings/media/mediatek,mdp3-rsz.yaml | 6 +- .../bindings/media/mediatek,mdp3-stitch.yaml | 61 ++++++++++++ .../bindings/media/mediatek,mdp3-tcc.yaml | 62 +++++++++++++ .../bindings/media/mediatek,mdp3-tdshp.yaml | 61 ++++++++++++ .../bindings/media/mediatek,mdp3-wrot.yaml | 29 ++++-- 15 files changed, 442 insertions(+), 119 deletions(-) delete mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,mdp-rdma.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-hdr.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tcc.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml