mbox series

[0/3] mailbox: zynqmp: Enable Bufferless IPIs for Versal based SOCs

Message ID 20231214211354.348294-1-ben.levinsky@amd.com
Headers
Series mailbox: zynqmp: Enable Bufferless IPIs for Versal based SOCs |

Message

Ben Levinsky Dec. 14, 2023, 9:13 p.m. UTC 
  For Xilinx-AMD Versal and Versal NET SOC's there exist also
inter-processor-interrupts (IPIs) without IPI Message Buffers. For these
enable use of IPI Mailbox driver for send/receive as well.

This is enabled with new compatible string: "xlnx,versal-ipi-mailbox"

Original, buffered usage for ZynqMP based SOC is still supported.

Note that the linked patch provides corresponding bindings.
Depends on: https://lore.kernel.org/all/20231214054224.957336-3-tanmay.shah@amd.com/T/

Ben Levinsky (3):
  mailbox: zynqmp: Move of_match structure closer to usage
  mailbox: zynqmp: Move buffered IPI setup to of_match selected routine
  mailbox: zynqmp: Enable Bufferless IPI usage on Versal-based SOC's

 drivers/mailbox/zynqmp-ipi-mailbox.c | 275 ++++++++++++++++++++++-----
 1 file changed, 231 insertions(+), 44 deletions(-)