Message ID | 20231205062403.14848-1-quic_sibis@quicinc.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp3242474vqy; Mon, 4 Dec 2023 22:25:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IF9gq8vR/jXtv8vWE/xgJfAGS4kafppSQ/9APmMmn0gMA1T6MIJ/ME358ley8wm5mUsFSvj X-Received: by 2002:a17:902:f541:b0:1cf:d8c5:22a8 with SMTP id h1-20020a170902f54100b001cfd8c522a8mr1134136plf.21.1701757506469; Mon, 04 Dec 2023 22:25:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701757506; cv=none; d=google.com; s=arc-20160816; b=o5Ss8w6MvlRfZxepnpTw4QX4+FR5HBX3lDXdirFadciDMuLJP2TrzCQTtjrMqXcUnU zKW1XpD3HSPihtqZFB2+Kz0iGhy7cACwXHR5j6mgF10OiTL3H9jRldRbiVRc+ZI9rHzn uKsyp+Lxy4/e6pesAQzpoGuMlpp9DQ4H0EtFwSuOgh0m4HYpnNoeQjvV2uyTt/6naprR SCAEKQQqkok2kAtuNbQ42Kg4gkv090GapAGWpyZEdjzVpGmgniCf6JdFHvbx8TBSNfYP Dg7B6l6OQUTeEcFmQnDqMDmpR9bAFVWddHPyw2vOSlqjGYwscwwUtFixl6sbpMiWXKLn FiGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=eMAmggN/82w3oPaGSCpt4If+0kbeD2ZFTggrQHhI/DU=; fh=B6SIGgYdCpKOoSDP+oJbc0K//s8cfNTpigTMBiF0I8I=; b=WSZ6tMxm/GBy62jE//ehxYGTT6aRJSTNFP1jnNirIkMHtrZzQjJg8AaS4quFHwIeDz W67LdscRFcMaQQGKG6oz6rycyu02FW6L0KsbU0hLX6lG2h4yJMswjpjJPiW15EdKT0Aw YsAt8vHM8m8BZW6GRokY8fd+8CVZwDptIgDmFcevBErwGk5cl/zgV8ccDaMpml2bWedL 9WbqbJlbi+ogIh2THttsyVqXrjerS+IHNXon4LkxNxWsXpJOujqZzJxlIn5K5eh73OhO FXu3fNMxho4x83LWJJ25Ovc+Ht6TuC35qYhe5IJZBGiPY+wrifUGlCcIRgZeFDUpDrcX u6qw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Lc9ijWPR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id jg2-20020a17090326c200b001d0b06f196asi2374479plb.28.2023.12.04.22.25.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Dec 2023 22:25:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Lc9ijWPR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id EA3A28042584; Mon, 4 Dec 2023 22:25:04 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344311AbjLEGYu (ORCPT <rfc822;chrisfriedt@gmail.com> + 99 others); Tue, 5 Dec 2023 01:24:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37018 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344312AbjLEGYt (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 5 Dec 2023 01:24:49 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 620F4116; Mon, 4 Dec 2023 22:24:55 -0800 (PST) Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3B55lW3b019352; Tue, 5 Dec 2023 06:24:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=eMAmggN/82w3oPaGSCpt4If+0kbeD2ZFTggrQHhI/DU=; b=Lc9ijWPRBtASRdbBkKbneSdb8gsB749PBF2zt23jBdYAWA6Ot60Vpgm/+U2TSSDE+gWN fgbsxPCJqb7BavxJG8JD8juMK0D2aO8/DNOdfqSbgO5Xjl7Wz4cHjYRM2/yI19BAgGet iV7+MPK3Bgv/DzeyU8HJ+7j9L11F5GXoCSRJi53XTsSYJqYQl8gepAfXt+SIPLURBwNx CXccgblk5BnMFGWXYqToqTNrHx2wzmxov74bkCEWAFMfIKzrrq75K9GVHd1ssQ8J+JeN xjgrVhgb2A+CF4w+3XbqxJJQL2ZkSybN5Lz4ubq0TWD11OehpowOc4wMYfHjxX+FVjIY Gw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3us8wpk3c8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 05 Dec 2023 06:24:27 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3B56OQO4021404 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 5 Dec 2023 06:24:26 GMT Received: from blr-ubuntu-253.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Mon, 4 Dec 2023 22:24:18 -0800 From: Sibi Sankar <quic_sibis@quicinc.com> To: <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <catalin.marinas@arm.com>, <ulf.hansson@linaro.org> CC: <agross@kernel.org>, <conor+dt@kernel.org>, <ayan.kumar.halder@amd.com>, <j@jannau.net>, <dmitry.baryshkov@linaro.org>, <nfraprado@collabora.com>, <m.szyprowski@samsung.com>, <u-kumar1@ti.com>, <peng.fan@nxp.com>, <lpieralisi@kernel.org>, <quic_rjendra@quicinc.com>, <abel.vesa@linaro.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <quic_tsoni@quicinc.com>, <neil.armstrong@linaro.org>, Sibi Sankar <quic_sibis@quicinc.com> Subject: [PATCH V5 0/5] dts: qcom: Introduce X1E80100 platforms device tree Date: Tue, 5 Dec 2023 11:53:58 +0530 Message-ID: <20231205062403.14848-1-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 2qSrp9IdlIdGSZughCtZT3TzSoJuYpsH X-Proofpoint-ORIG-GUID: 2qSrp9IdlIdGSZughCtZT3TzSoJuYpsH X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-05_03,2023-12-04_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 spamscore=0 clxscore=1015 malwarescore=0 bulkscore=0 phishscore=0 mlxlogscore=999 impostorscore=0 adultscore=0 suspectscore=0 priorityscore=1501 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2312050051 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Mon, 04 Dec 2023 22:25:05 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784422078775237708 X-GMAIL-MSGID: 1784422078775237708 |
Series |
dts: qcom: Introduce X1E80100 platforms device tree
|
|
Message
Sibi Sankar
Dec. 5, 2023, 6:23 a.m. UTC
This series adds the initial (clocks, pinctrl, rpmhpd, regulator, interconnect, CPU, SoC and board compatibles) device tree support to boot to shell on the Qualcomm X1E80100 platform, aka Snapdragon X Elite. Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had the part number sc8380xp which is now updated to the new part number x1e80100 based on the new branding scheme and refers to the exact same SoC. V5: * Rename gcc config to CLK_X1E80100_GCC [Krzysztof/Abel/Bryan]. * Pickup Rbs. V4: * Have separate cluster_pd for each cluster. [Konrad] V3: * Add more detail to the commit msg describing Oryon. [Rob] * Add smem compatible and tcsr_hw nodes. [Abel] * Re-name l2-cache, remove hyphen in reserved region. [Konrad] * Describe certain secure gpios as unused. [Konrad] * Pickup Rbs. v2: * Update the part number from sc8380xp to x1e80100. * Fixup ordering in the SoC/board bindings. [Krzysztof] * Add pdc node and add wakeup tlmm parent. [Rajendra] * Add cpu/cluster idle states. [Bjorn] * Document reserved gpios. [Konrad] * Remove L1 and add missing props to L2. [Konrad] * Remove region suffix. [Konrad] * Append digits to gcc node. [Konrad] * Add ICC_TAGS instead of leaving it unspecified. [Konrad] * Remove double space. [Konrad] * Leave the size index of memory node untouched. [Konrad] * Override the serial uart with "qcom,geni-debug-uart" in the board files. [Rajendra] * Add additional details to patch 5 commit message. [Konrad/Krzysztof] Dependencies: clks: https://lore.kernel.org/lkml/20231117092737.28362-1-quic_sibis@quicinc.com/ llcc: https://lore.kernel.org/lkml/20231117095315.2087-1-quic_sibis@quicinc.com/ misc-bindings: https://lore.kernel.org/lkml/20231117105635.343-1-quic_sibis@quicinc.com/ Release Link: https://www.qualcomm.com/news/releases/2023/10/qualcomm-unleashes-snapdragon-x-elite--the-ai-super-charged-plat Abel Vesa (1): arm64: dts: qcom: x1e80100: Add Compute Reference Device Rajendra Nayak (4): dt-bindings: arm: cpus: Add qcom,oryon compatible dt-bindings: arm: qcom: Document X1E80100 SoC and boards arm64: dts: qcom: Add base X1E80100 dtsi and the QCP dts arm64: defconfig: Enable X1E80100 SoC base configs .../devicetree/bindings/arm/cpus.yaml | 1 + .../devicetree/bindings/arm/qcom.yaml | 8 + arch/arm64/boot/dts/qcom/Makefile | 2 + arch/arm64/boot/dts/qcom/x1e80100-crd.dts | 426 ++ arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 401 ++ arch/arm64/boot/dts/qcom/x1e80100.dtsi | 3527 +++++++++++++++++ arch/arm64/configs/defconfig | 3 + 7 files changed, 4368 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/x1e80100-crd.dts create mode 100644 arch/arm64/boot/dts/qcom/x1e80100-qcp.dts create mode 100644 arch/arm64/boot/dts/qcom/x1e80100.dtsi
Comments
On Tue, 05 Dec 2023 11:53:58 +0530, Sibi Sankar wrote: > This series adds the initial (clocks, pinctrl, rpmhpd, regulator, interconnect, > CPU, SoC and board compatibles) device tree support to boot to shell on the > Qualcomm X1E80100 platform, aka Snapdragon X Elite. > > Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had > the part number sc8380xp which is now updated to the new part number x1e80100 > based on the new branding scheme and refers to the exact same SoC. > > [...] Applied, thanks! [1/5] dt-bindings: arm: cpus: Add qcom,oryon compatible commit: bfea2924fc28b1b9985a208223f315992a68fc56 [2/5] dt-bindings: arm: qcom: Document X1E80100 SoC and boards commit: 7a85cecf98ca175d11b7133f7c4e88bbcc0fe5d3 [3/5] arm64: dts: qcom: Add base X1E80100 dtsi and the QCP dts commit: af16b00578a7a1d9fb99e81282b1b22cd8d32607 [4/5] arm64: dts: qcom: x1e80100: Add Compute Reference Device commit: bd50b1f5b6f38b2970841e78513c33fbd736cf40 Best regards,
On Tue, 05 Dec 2023 11:53:58 +0530, Sibi Sankar wrote: > This series adds the initial (clocks, pinctrl, rpmhpd, regulator, interconnect, > CPU, SoC and board compatibles) device tree support to boot to shell on the > Qualcomm X1E80100 platform, aka Snapdragon X Elite. > > Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had > the part number sc8380xp which is now updated to the new part number x1e80100 > based on the new branding scheme and refers to the exact same SoC. > > [...] Applied, thanks! [5/5] arm64: defconfig: Enable X1E80100 SoC base configs commit: 2e86e6300c4a98b1d0c93e03c491b0fd5d552eb5 Best regards,