From patchwork Fri Dec 1 12:14:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: JeeHeng Sia X-Patchwork-Id: 17404 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp1072533vqy; Fri, 1 Dec 2023 04:14:41 -0800 (PST) X-Google-Smtp-Source: AGHT+IFJ/MW7eOl84nf8C6PtM6K88pc8rGm/vzJh/wGPI/Ui1w3m7QT/0LaBkzuk3qzxgk+n9PMw X-Received: by 2002:a17:902:ab49:b0:1d0:5806:f45d with SMTP id ij9-20020a170902ab4900b001d05806f45dmr1082903plb.42.1701432881469; Fri, 01 Dec 2023 04:14:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701432881; cv=none; d=google.com; s=arc-20160816; b=e/wanwBwr72o5zVfDtbHJtFku4OZBhYnUM0yAyJZubY8or4McXzhxWJkAAyG6zsKV0 gRokfWuTp7xffPPbQ0+KYKMGaa/rrAzsLBAJuhkZ2LOAzfzs2SUOiJ8xYumDuZUsarqj GkCWcHcBTYOJUPKOrh5mxN0GG5slyRFPDu9gQm/Nt+gTYHw0KscVywGIWaFcJXkMZm/A rUVmChsZjSfpmB+7l4FdRKHuFd8Px5yf/+1ema0bJfBadSe2MCNd/Yg51KIUOEtNafmW 4m5CGP1UDXcPc8g9DFILT7oCKPvA4LqcZ0UfsI2iZilFne4HL7BmZ4WhtMvKKXKvfAC1 reFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=B8mzYSlq5Py6FNcvm8np3KIuXmBJJfq+DLkvXXq3B54=; fh=MyYr2e7fHTU0M+N+DCuEi+Z7iOohUYF9duigLNinjzI=; b=je8ZdXc6YVjb8/qhgzh8lWpYzIH5YX8flwzNk/BHLbAi2wcdPGSa41FU9rSXFB8uu2 17Ris3iruM0Q03XQLaCOjyIPLsqHSeQTex5v+dK7kXo3DwKdPQWR5Bzf1r9eLz/nN5OX I9rx0enDTc3LU1z84DndxgZ3+G85fsNZ7U9nKhKKmw9pVYzcKE2bP88VPGh0QIJoM+Nn JT4WtmFIRWSg8TsfF03UYqFiDvUD0rcqtKrze5W1crG6qAo/afk8hyOlVzzAMrZ+9G7W QYYmoNJXHRT77cRLGRr6EvSHIx7RY8RuGbNUvGrPeA/Kg6r7QBFcIJP02R0KugeS3MEE VM5Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from howler.vger.email (howler.vger.email. [2620:137:e000::3:4]) by mx.google.com with ESMTPS id x11-20020a17090aca0b00b002859d376d2csi3362995pjt.29.2023.12.01.04.14.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Dec 2023 04:14:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) client-ip=2620:137:e000::3:4; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id 4AC34801F492; Fri, 1 Dec 2023 04:14:38 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1378763AbjLAMO3 convert rfc822-to-8bit (ORCPT + 99 others); Fri, 1 Dec 2023 07:14:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38172 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1378681AbjLAMO2 (ORCPT ); Fri, 1 Dec 2023 07:14:28 -0500 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 98D2D13E; Fri, 1 Dec 2023 04:14:30 -0800 (PST) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id D014C24DC6F; Fri, 1 Dec 2023 20:14:27 +0800 (CST) Received: from EXMBX066.cuchost.com (172.16.7.66) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 1 Dec 2023 20:14:27 +0800 Received: from jsia-virtual-machine.localdomain (60.54.3.230) by EXMBX066.cuchost.com (172.16.6.66) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 1 Dec 2023 20:14:15 +0800 From: Sia Jee Heng To: , , , , , , , , , , , , , , , , CC: , , , , Subject: [PATCH v3 0/6] Initial device tree support for StarFive JH8100 SoC Date: Fri, 1 Dec 2023 20:14:04 +0800 Message-ID: <20231201121410.95298-1-jeeheng.sia@starfivetech.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Originating-IP: [60.54.3.230] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX066.cuchost.com (172.16.6.66) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Fri, 01 Dec 2023 04:14:38 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1783877024133842413 X-GMAIL-MSGID: 1784081685242934776 StarFive JH8100 SoC consists of 4 RISC-V performance Cores (Dubhe-90) and 2 RISC-V energy efficient cores (Dubhe-80). It also features various interfaces such as DDR4, Gbit-Ether, CAN, USB 3.2, SD/MMC, etc., making it ideal for high-performance computing scenarios. This patch series introduces initial SoC DTSI support for the StarFive JH8100 SoC. The relevant dt-binding documentation has been updated accordingly. Below is the list of IP blocks added in the initial SoC DTSI, which can be used for booting via initramfs on FPGA: - StarFive Dubhe-80 CPU - StarFive Dubhe-90 CPU - PLIC - CLINT - UART The primary goal is to include foundational patches so that additional drivers can be built on top of this framework. Changes since v2: - Resolved CI build error (dtb_warn_rv64.sh) in patch 6. - Introduced a new line in patch 6 to distinguish between platforms. - Reordered the CPU sequence in patch 1. - Corrected a line deletion in patch 2. - Removed the description and rearranged the sequence of items in patch 5. - Added 'Acked-by' from Conor for patches 1, 2, 3 and 4. Changes since v1: - Dropped patch 5. - Moved timebase-frequency from .dts to .dtsi. - Moved soc node from .dts to .dtsi. - Revised the title for the dt-binding document by removing Xilinx wording. - Added a full stop to the end of the commit messages. - Removed extra blank lines. - Used hyphen for a node name. - Added more recipients to the mailing list. Sia Jee Heng (6): dt-bindings: riscv: Add StarFive Dubhe compatibles dt-bindings: riscv: Add StarFive JH8100 SoC dt-bindings: timer: Add StarFive JH8100 clint dt-bindings: interrupt-controller: Add StarFive JH8100 plic dt-bindings: serial: cdns: Add new compatible string for StarFive JH8100 UART riscv: dts: starfive: Add initial StarFive JH8100 device tree .../sifive,plic-1.0.0.yaml | 1 + .../devicetree/bindings/riscv/cpus.yaml | 2 + .../devicetree/bindings/riscv/starfive.yaml | 4 + .../devicetree/bindings/serial/cdns,uart.yaml | 3 + .../bindings/timer/sifive,clint.yaml | 1 + arch/riscv/boot/dts/starfive/Makefile | 2 + arch/riscv/boot/dts/starfive/jh8100-evb.dts | 28 ++ arch/riscv/boot/dts/starfive/jh8100.dtsi | 378 ++++++++++++++++++ 8 files changed, 419 insertions(+) create mode 100644 arch/riscv/boot/dts/starfive/jh8100-evb.dts create mode 100644 arch/riscv/boot/dts/starfive/jh8100.dtsi base-commit: 994d5c58e50e91bb02c7be4a91d5186292a895c8