Message ID | 20231201082045.790478-1-b-kapoor@ti.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp963319vqy; Fri, 1 Dec 2023 00:21:46 -0800 (PST) X-Google-Smtp-Source: AGHT+IFVXp2UzyGy67l0/QjveorvSzCWjtWPxzUc3p+5vReNBODp/Zl2TndFYSY2qwMYgbPv+Stn X-Received: by 2002:a05:6870:788c:b0:1f9:eba4:f549 with SMTP id hc12-20020a056870788c00b001f9eba4f549mr30598559oab.40.1701418906220; Fri, 01 Dec 2023 00:21:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701418906; cv=none; d=google.com; s=arc-20160816; b=sdIVExMre0gshyp3qifzJONIpUPmD3l9pzSnX9RTHrBCQBtjilr3cl7YouWEHewwLd ex9DOXzxX4KGNLVuz6ABS1noop3r2F6XrKn6NGFWFsyvsKdidVlOO0ZrE15vdXRLKHF5 K9wvgbkaxQQTT8Xn3f+W1o/mQKjqMTnD93tACUMu8L70yp5NWjigzMbVuCVYeA1hNOuK akV+SaUExmde6bP3hRDP8u5E3Ry1+pkB83P07X4IBngT7/pA7lZF52pWe/YaHN5ER9GO dUe0BWk9GYl7fgTPxz4nC+zYTGKtGmOUmqwtT4e9nS+XNjqL5TlBTJRdpjUrUKeVZZSK h9Ow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=DJncCBeXfr2wI08BAiTIZthGqiZyXSwntyS7s1P3QJM=; fh=0ZItc6UGE7SKUg9q7wvKGj7FW1hZO3s36VM+3ozLz3o=; b=PmxedhjTofverYoMd1Jvg0GFmVZuJqNSkvax0cMK/12tPf6nViW0GoH48L+Me7GhhG gfUlwpXFXudLZJMkCN4yWyCFJiMdeRlv7Ryn5gIr5f20bMmR3GQBbKBIlQrHX01OBDnl 7bBx+WTo+ARTK4EKDHhGmccdL5m/bPKAYzMw70PWaBz/+gvs7IxjVU78kGs0j5RnV2rz k0xBhLDzJVU5RE6nSV0HDPgR/Lgw1PXr5RPhbmI5JhBZUhigJWtKWxgdjEiVfQTVT+Mp COncvDJQMOQHK5RilnPiU5y0ui1Z4zYGMXtfZ8jaiSfxkzo0qQ8ZRBqqQl5r0+3DVSxd VPzQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GRjaGjoN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from morse.vger.email (morse.vger.email. [23.128.96.31]) by mx.google.com with ESMTPS id n21-20020a635915000000b005b915369815si2930362pgb.155.2023.12.01.00.21.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Dec 2023 00:21:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GRjaGjoN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id 350B68095DC8; Fri, 1 Dec 2023 00:21:09 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1377802AbjLAIUu (ORCPT <rfc822;ruipengqi7@gmail.com> + 99 others); Fri, 1 Dec 2023 03:20:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40672 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229473AbjLAIUt (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 1 Dec 2023 03:20:49 -0500 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 777AB1711; Fri, 1 Dec 2023 00:20:55 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3B18KkJt117998; Fri, 1 Dec 2023 02:20:46 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1701418846; bh=DJncCBeXfr2wI08BAiTIZthGqiZyXSwntyS7s1P3QJM=; h=From:To:CC:Subject:Date; b=GRjaGjoNmwlhgqGmlSwk5b/WMClqMKUgebQnj4MDHHTtRoJWkAYR4mPT5D+wNKuNp A5GWHKt+MeOEJZFLcACzPaE48Lf7TgHGhnq5K3iOhWOudXWb0vnei8HcU6KeFCbMjw wq5ft4DzunSmktwEXHUEZhGBXwoLpL50nMi36Op0= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3B18Kkik006061 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 1 Dec 2023 02:20:46 -0600 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 1 Dec 2023 02:20:46 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 1 Dec 2023 02:20:46 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3B18KjMO032651; Fri, 1 Dec 2023 02:20:46 -0600 From: Bhavya Kapoor <b-kapoor@ti.com> To: <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> CC: <conor+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <robh+dt@kernel.org>, <kristo@kernel.org>, <vigneshr@ti.com>, <nm@ti.com>, <b-kapoor@ti.com> Subject: [PATCH 0/3] arm64: dts: ti: Add Itap Delay Value For High Speed DDR Date: Fri, 1 Dec 2023 13:50:42 +0530 Message-ID: <20231201082045.790478-1-b-kapoor@ti.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Fri, 01 Dec 2023 00:21:09 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784067030904952078 X-GMAIL-MSGID: 1784067030904952078 |
Series |
arm64: dts: ti: Add Itap Delay Value For High Speed DDR
|
|
Message
Bhavya Kapoor
Dec. 1, 2023, 8:20 a.m. UTC
This Series adds Itap Delay Value for DDR52 speed mode for eMMC in J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC. Rebased to next-20231201 Bhavya Kapoor (3): arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed mode arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed mode arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed mode arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 1 + arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 1 + arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1 + 3 files changed, 3 insertions(+)
Comments
Hi Bhavya On 12/1/2023 1:50 PM, Bhavya Kapoor wrote: > This Series adds Itap Delay Value for DDR52 speed mode for eMMC in > J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC. > > Rebased to next-20231201 > > Bhavya Kapoor (3): > arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed > mode > arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed > mode > arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed > mode Could you confirm, after adding itap values, above modes are working fine apart from mode detection. Thanks Udit > arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 1 + > arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 1 + > arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1 + > 3 files changed, 3 insertions(+) >
On 06/12/23 12:01 am, Kumar, Udit wrote: > Hi Bhavya > > On 12/1/2023 1:50 PM, Bhavya Kapoor wrote: >> This Series adds Itap Delay Value for DDR52 speed mode for eMMC in >> J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC. >> >> Rebased to next-20231201 >> >> Bhavya Kapoor (3): >> arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed >> mode >> arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed >> mode >> arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed >> mode > > Could you confirm, after adding itap values, above modes are working > fine apart from > > mode detection. > > Thanks > > Udit Hi Udit, Below are the links to the test logs j7200 ddr52 - https://gist.github.com/a0498981/f9b7b7d3592eaca591dec3e72de45585 j721s2 ddr50 - https://gist.github.com/a0498981/9861e1df3fe0fc7c050db4f7a8cc34b8 j784s4 ddr50 - https://gist.github.com/a0498981/7c598dd708424252e2629fe0c7458a6d Thanks ~B-Kapoor > > >> arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 1 + >> arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 1 + >> arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1 + >> 3 files changed, 3 insertions(+) >>
On 12/14/2023 4:37 PM, Bhavya Kapoor wrote: > > On 06/12/23 12:01 am, Kumar, Udit wrote: >> Hi Bhavya >> >> On 12/1/2023 1:50 PM, Bhavya Kapoor wrote: >>> This Series adds Itap Delay Value for DDR52 speed mode for eMMC in >>> J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC. >>> >>> Rebased to next-20231201 >>> >>> Bhavya Kapoor (3): >>> arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed >>> mode >>> arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed >>> mode >>> arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed >>> mode >> >> Could you confirm, after adding itap values, above modes are working >> fine apart from >> >> mode detection. >> >> Thanks >> >> Udit > > Hi Udit, Below are the links to the test logs > > j7200 ddr52 - > https://gist.github.com/a0498981/f9b7b7d3592eaca591dec3e72de45585 > > j721s2 ddr50 - > https://gist.github.com/a0498981/9861e1df3fe0fc7c050db4f7a8cc34b8 > > j784s4 ddr50 - > https://gist.github.com/a0498981/7c598dd708424252e2629fe0c7458a6d > > Thanks > > ~B-Kapoor > Thanks for logs Bhavya, With that for series Reviewed-by: Udit Kumar <u-kumar1@ti.com> >> >> >>> arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 1 + >>> arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 1 + >>> arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1 + >>> 3 files changed, 3 insertions(+) >>>
Hi Bhavya Kapoor, On Fri, 01 Dec 2023 13:50:42 +0530, Bhavya Kapoor wrote: > This Series adds Itap Delay Value for DDR52 speed mode for eMMC in > J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC. > > Rebased to next-20231201 > > Bhavya Kapoor (3): > arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed > mode > arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed > mode > arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed > mode > > [...] I have applied the following to branch ti-k3-dts-next on [1]. Thank you! [1/3] arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed mode commit: 908999561b4340089896b89cef51dae07fc001cb [2/3] arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed mode commit: 4a52a8208568a85b0d51e5ca81be5925973ef108 [3/3] arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed mode commit: 8bbe8a7dbaabb84d93321f116966af73ba6a7233 All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent up the chain during the next merge window (or sooner if it is a relevant bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. [1] https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git