Message ID | 20231130192619.29702-1-quic_sibis@quicinc.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp629850vqy; Thu, 30 Nov 2023 11:27:21 -0800 (PST) X-Google-Smtp-Source: AGHT+IHN6dg7Z4wIoJdg9Cnv53xuikfmJryLg8e9NLhDldUrGT2W70IDS8nJ3lRdYp3fHGlP4Y9s X-Received: by 2002:a17:902:c14c:b0:1d0:45bb:aa0f with SMTP id 12-20020a170902c14c00b001d045bbaa0fmr1452844plj.12.1701372441665; Thu, 30 Nov 2023 11:27:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701372441; cv=none; d=google.com; s=arc-20160816; b=f7O+Yro4aounWLgx8Zvlw9sGIADO/Z7UENVbZE8m4zU69kf4lVfnzegVQSpdvGjp2B yYIEI6eQUVHLjeRHolFcJ+DZJM9HAzPQ+uSShYGtqon9+CEII4077+4l8Zyo3T9IBUaL KpF4B3J+GPYKvkYTVcTYOZivRrygYmNG4Xn1vKR4rYR/p3WctEnk69GohpETSOgwOXgP Ppj52qpw5X5yqXsL0nHvUhAPlwpUFdfZjUReDO3uAzZRqtRJIlp6NVoxuLUXbPqcD2NX 8Jq5bkqxWnKlm0TAGACdr6ihg5goalfdfIZO3CirQSk5fk1QXmJe+crY9T+VCimpQfJq 6TXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=vymjs2lKAUW5Ra3MxunJrHpL3Hru72sFEFND52j2ixs=; fh=B6SIGgYdCpKOoSDP+oJbc0K//s8cfNTpigTMBiF0I8I=; b=rqBgy8otUATYTuYxElR9Zj814LDYARN7a0bR3AuVKySFIMv/1+l7PzfM/GmAwcY8CD 8S7RoVXdqFRWH/OW70jpHcmlmxZErc03MKE+ZKC93NSuV/eHRmG1M4KTY3DKPdZK0AbJ LPXAGI/WaUAB0TJrzFsCLIeLh4SkOYlfJAhU1QFkuxbx4a19ELxvk5XPzRsHW5Uddpew 0wg+gmwYbaqZFJCdM+eOzxDkSkAkarqxBVWRkS0Wn9pGYFQWnCkalFlxTZLs+d6ZTcLm 2pWQ8wb+Jqkxl1+01AvAWWXeybCSXfSt2w6AiLP+RdLkl8E1QQEwR42JnZIwgX0lCtvR ubqQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="L/fZaGCl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id q11-20020a170902eb8b00b001cc51ee5fb1si1810543plg.585.2023.11.30.11.27.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Nov 2023 11:27:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="L/fZaGCl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 5C94280238A9; Thu, 30 Nov 2023 11:27:17 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376375AbjK3T1J (ORCPT <rfc822;ruipengqi7@gmail.com> + 99 others); Thu, 30 Nov 2023 14:27:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40634 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1376367AbjK3T1H (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 30 Nov 2023 14:27:07 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 17FEED4A; Thu, 30 Nov 2023 11:27:14 -0800 (PST) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AU5ah9n025717; Thu, 30 Nov 2023 19:26:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=vymjs2lKAUW5Ra3MxunJrHpL3Hru72sFEFND52j2ixs=; b=L/fZaGCl4aJmMeSxVD9RDy8HL8c4ifS5N6B+ZmzNOPX6GdwhaDaZOvh5Ddg6e+9qDCyw EaXkwr6B+5r6ag1/XAsjqamGNrqCBinEXBU0CQDFGESmsGUNH54HJfEN12HaKICpBgTV 3ceN8eLAcKoeyG0C1Jke5yhOoIORh8Jj+GkFscJj8kEDUoFbxciEmSRZfHs4dofbMAW7 4gSu0fe3ird1vvEkQglCQ0pQ9jG/VbJoeEvOirCPVJgd7briG42AcLhHe47g40kCbIDz LwMGIhA5MB9DxtGdFlCkuLmobMLB1h/tf7QqBojP27p71/ng7xhvi3GqjhC55hrEd+vT DQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3up4cfcjvy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Nov 2023 19:26:52 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3AUJQp3x030686 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Nov 2023 19:26:51 GMT Received: from blr-ubuntu-253.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 30 Nov 2023 11:26:44 -0800 From: Sibi Sankar <quic_sibis@quicinc.com> To: <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <catalin.marinas@arm.com>, <ulf.hansson@linaro.org> CC: <agross@kernel.org>, <conor+dt@kernel.org>, <ayan.kumar.halder@amd.com>, <j@jannau.net>, <dmitry.baryshkov@linaro.org>, <nfraprado@collabora.com>, <m.szyprowski@samsung.com>, <u-kumar1@ti.com>, <peng.fan@nxp.com>, <lpieralisi@kernel.org>, <quic_rjendra@quicinc.com>, <abel.vesa@linaro.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <quic_tsoni@quicinc.com>, <neil.armstrong@linaro.org>, Sibi Sankar <quic_sibis@quicinc.com> Subject: [PATCH V4 0/5] dts: qcom: Introduce X1E80100 platforms device tree Date: Fri, 1 Dec 2023 00:56:14 +0530 Message-ID: <20231130192619.29702-1-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: NYpuFkNYv-_DZdX6sqzvH3dLOe28st3b X-Proofpoint-ORIG-GUID: NYpuFkNYv-_DZdX6sqzvH3dLOe28st3b X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-30_19,2023-11-30_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 lowpriorityscore=0 malwarescore=0 impostorscore=0 bulkscore=0 suspectscore=0 mlxlogscore=999 clxscore=1015 phishscore=0 priorityscore=1501 spamscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311300143 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Thu, 30 Nov 2023 11:27:17 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784018309678951087 X-GMAIL-MSGID: 1784018309678951087 |
Series |
dts: qcom: Introduce X1E80100 platforms device tree
|
|
Message
Sibi Sankar
Nov. 30, 2023, 7:26 p.m. UTC
This series adds the initial (clocks, pinctrl, rpmhpd, regulator, interconnect, CPU, SoC and board compatibles) device tree support to boot to shell on the Qualcomm X1E80100 platform, aka Snapdragon X Elite. Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had the part number sc8380xp which is now updated to the new part number x1e80100 based on the new branding scheme and refers to the exact same SoC. V4: * Have separate cluster_pd for each cluster. [Konrad] V3: * Add more detail to the commit msg describing Oryon. [Rob] * Add smem compatible and tcsr_hw nodes. [Abel] * Re-name l2-cache, remove hyphen in reserved region. [Konrad] * Describe certain secure gpios as unused. [Konrad] * Pickup Rbs. v2: * Update the part number from sc8380xp to x1e80100. * Fixup ordering in the SoC/board bindings. [Krzysztof] * Add pdc node and add wakeup tlmm parent. [Rajendra] * Add cpu/cluster idle states. [Bjorn] * Document reserved gpios. [Konrad] * Remove L1 and add missing props to L2. [Konrad] * Remove region suffix. [Konrad] * Append digits to gcc node. [Konrad] * Add ICC_TAGS instead of leaving it unspecified. [Konrad] * Remove double space. [Konrad] * Leave the size index of memory node untouched. [Konrad] * Override the serial uart with "qcom,geni-debug-uart" in the board files. [Rajendra] * Add additional details to patch 5 commit message. [Konrad/Krzysztof] Dependencies: clks: https://lore.kernel.org/lkml/20231117092737.28362-1-quic_sibis@quicinc.com/ llcc: https://lore.kernel.org/lkml/20231117095315.2087-1-quic_sibis@quicinc.com/ misc-bindings: https://lore.kernel.org/lkml/20231117105635.343-1-quic_sibis@quicinc.com/ Release Link: https://www.qualcomm.com/news/releases/2023/10/qualcomm-unleashes-snapdragon-x-elite--the-ai-super-charged-plat Abel Vesa (1): arm64: dts: qcom: x1e80100: Add Compute Reference Device Rajendra Nayak (4): dt-bindings: arm: cpus: Add qcom,oryon compatible dt-bindings: arm: qcom: Document X1E80100 SoC and boards arm64: dts: qcom: Add base X1E80100 dtsi and the QCP dts arm64: defconfig: Enable X1E80100 SoC base configs .../devicetree/bindings/arm/cpus.yaml | 1 + .../devicetree/bindings/arm/qcom.yaml | 8 + arch/arm64/boot/dts/qcom/Makefile | 2 + arch/arm64/boot/dts/qcom/x1e80100-crd.dts | 426 ++ arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 401 ++ arch/arm64/boot/dts/qcom/x1e80100.dtsi | 3527 +++++++++++++++++ arch/arm64/configs/defconfig | 3 + 7 files changed, 4368 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/x1e80100-crd.dts create mode 100644 arch/arm64/boot/dts/qcom/x1e80100-qcp.dts create mode 100644 arch/arm64/boot/dts/qcom/x1e80100.dtsi