Message ID | 20231123135028.29433-1-quic_sibis@quicinc.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:ce62:0:b0:403:3b70:6f57 with SMTP id o2csp459101vqx; Thu, 23 Nov 2023 05:51:44 -0800 (PST) X-Google-Smtp-Source: AGHT+IFL9GCZtCsjo+/9t23ls7CmYtsEKImvtUizM7MXDWzr8UIWrTjSFO7CYMSMdOOpjr0n2NV/ X-Received: by 2002:a17:90b:2245:b0:27f:fc2f:4831 with SMTP id hk5-20020a17090b224500b0027ffc2f4831mr5559990pjb.13.1700747504616; Thu, 23 Nov 2023 05:51:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700747504; cv=none; d=google.com; s=arc-20160816; b=y+b5XRVeMRt/u1dEn2PgS7ll9Zq5C/zVuhh8mC48MbT2t6wFAJ9am3338RE9SHuXUi O18w9IrxkPfoUNttr1waW3qkk+mSnKVjPhpXZvS+g+12Xcgf8W/YCOeeFHqOrSrLk9hA TwQI5XmvIvccjitYr1UA5wLteO22wFQeFBKs4P0L4a2rEktjWTrH9Q0X3/SGnvW1vljn 3lxfDRrsMZYI1dTbs+j5FRewW/gRAk+jtb2BpuuJUFWscexpFW3IVPl6dDGnMirnFewW NHx7RhfUc2eAz787Z5p1A+LW1nAtAdlk0Vf3bnVZcH7j/ZcF5TM6ePQAynR9uqH85509 BHAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=oZXD2fFXsHF5yC43lnl3y8lNittg+JTRjRA3khNNHHo=; fh=Q+i4xLWI9kxlW96nFH90EL8dBBUx8KpmuOSLn4lw/5Y=; b=jdH1LkKL5ysoOIXrIcCIgHmMVkJMLUBJoL9ZrxjiymeLxhsMZFCvGjxWvIUPFCWFv7 Xsg79eYLzRlFOeC/UNelAtntUsc2CGFR0xsz9qefj1eCxSNXp4BOiPk2sMPpJxMjPd5B D5J1q/+9Jhsrc1TjdUXr8TeHQmBRSaZKhIh5tanokQ8kew1OEk6X4YUuzY20BRjc8KNF b1FVABIq/JexdTxWJw7aAIPRSXAda6WijdBXuykQQLr0g+Pt8Cz7wS7OLXjY2LXJJ/FS nxMI5mlWrP5FXOYVoOKCvDjIllKHUwq6H5k2TOeERUN9E9TS8y8bK8wkHF7o9RbykxUX 7ZzA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bl1iqIqJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from lipwig.vger.email (lipwig.vger.email. [2620:137:e000::3:3]) by mx.google.com with ESMTPS id p3-20020a17090adf8300b002851a01b0absi1306649pjv.151.2023.11.23.05.51.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Nov 2023 05:51:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) client-ip=2620:137:e000::3:3; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bl1iqIqJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id 3F9468250250; Thu, 23 Nov 2023 05:50:59 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345628AbjKWNut (ORCPT <rfc822;ouuuleilei@gmail.com> + 99 others); Thu, 23 Nov 2023 08:50:49 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50774 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345614AbjKWNur (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 23 Nov 2023 08:50:47 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 35A2FBA; Thu, 23 Nov 2023 05:50:54 -0800 (PST) Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3ANCRMkX017382; Thu, 23 Nov 2023 13:50:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=oZXD2fFXsHF5yC43lnl3y8lNittg+JTRjRA3khNNHHo=; b=bl1iqIqJm9sStgYQqVPd+TXdlj+H1S1lv2FyKix0e8d80IcMqY44Mmt4QOle94DE4jz0 jHSKW5iWIpcidV8ebMuzLv0kXhpjkUzxobw3/WISuEZrdlbhTMH2j1wgQ1Dmglak3hz3 WY2WVOpNL5mjRt4ee89y8oP6OcjYp6G/QEiaoUNTqiRUEQtwV1zttHGh2Iwg7GTxKuUJ GzsTDnGpzsNZhKSKRCY6FpuhJ2yZ7Zp4GvRNpP7pg6OM26379i5fYXbWLyZgXsvFSaoK Menlwo1/oxJxen/SBtd5crV/v0A6mciAn2Pg5shrLG8s3vjL3vRZNngXR6M1URWK+cEF oA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3uj4hwgdfj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 23 Nov 2023 13:50:50 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3ANDonBC023871 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 23 Nov 2023 13:50:49 GMT Received: from blr-ubuntu-253.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 23 Nov 2023 05:50:44 -0800 From: Sibi Sankar <quic_sibis@quicinc.com> To: <andersson@kernel.org>, <djakov@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org> CC: <agross@kernel.org>, <conor+dt@kernel.org>, <quic_rjendra@quicinc.com>, <abel.vesa@linaro.org>, <linux-arm-msm@vger.kernel.org>, <linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <quic_tsoni@quicinc.com>, <neil.armstrong@linaro.org>, Sibi Sankar <quic_sibis@quicinc.com> Subject: [PATCH V3 0/2] interconnect: qcom: Introduce interconnect drivers for X1E80100 Date: Thu, 23 Nov 2023 19:20:26 +0530 Message-ID: <20231123135028.29433-1-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: zEdJoelmjJw1LI26UaZtQV8E6x4p4G4M X-Proofpoint-ORIG-GUID: zEdJoelmjJw1LI26UaZtQV8E6x4p4G4M X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-23_12,2023-11-22_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 mlxscore=0 mlxlogscore=704 suspectscore=0 phishscore=0 spamscore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311230099 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Thu, 23 Nov 2023 05:50:59 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1783363015244379962 X-GMAIL-MSGID: 1783363015244379962 |
Series |
interconnect: qcom: Introduce interconnect drivers for X1E80100
|
|
Message
Sibi Sankar
Nov. 23, 2023, 1:50 p.m. UTC
This series adds interconnect support for the Qualcomm X1E80100 platform, aka Snapdragon X Elite. Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had the part number sc8380xp which is now updated to the new part number x1e80100 based on the new branding scheme and refers to the exact same SoC. V3: * Fix the index numbers of pcie_center_anoc nodes. [Georgi] v2: * Update the part number from sc8380xp to x1e80100. * Fixup required property ordering [Krzysztof] * Pickup Rbs. Dependencies: None Release Link: https://www.qualcomm.com/news/releases/2023/10/qualcomm-unleashes-snapdragon-x-elite--the-ai-super-charged-plat Rajendra Nayak (2): dt-bindings: interconnect: Add Qualcomm X1E80100 SoC interconnect: qcom: Add X1E80100 interconnect provider driver .../interconnect/qcom,x1e80100-rpmh.yaml | 83 + drivers/interconnect/qcom/Kconfig | 9 + drivers/interconnect/qcom/Makefile | 2 + drivers/interconnect/qcom/x1e80100.c | 2328 +++++++++++++++++ drivers/interconnect/qcom/x1e80100.h | 192 ++ .../interconnect/qcom,x1e80100-rpmh.h | 207 ++ 6 files changed, 2821 insertions(+) create mode 100644 Documentation/devicetree/bindings/interconnect/qcom,x1e80100-rpmh.yaml create mode 100644 drivers/interconnect/qcom/x1e80100.c create mode 100644 drivers/interconnect/qcom/x1e80100.h create mode 100644 include/dt-bindings/interconnect/qcom,x1e80100-rpmh.h
Comments
On 23.11.23 15:50, Sibi Sankar wrote: > This series adds interconnect support for the Qualcomm X1E80100 platform, > aka Snapdragon X Elite. > > Our v1 post of the patchsets adding support for Snapdragon X Elite SoC had > the part number sc8380xp which is now updated to the new part number x1e80100 > based on the new branding scheme and refers to the exact same SoC. > > V3: > * Fix the index numbers of pcie_center_anoc nodes. [Georgi] Thanks for updating the patches, Sibi! Now LGTM. Hi Bjorn, Here is a stable branch with the DT header in case you need it: https://git.kernel.org/pub/scm/linux/kernel/git/djakov/icc.git/log/?h=icc-x1e80100 Thanks, Georgi > > v2: > * Update the part number from sc8380xp to x1e80100. > * Fixup required property ordering [Krzysztof] > * Pickup Rbs. > > Dependencies: None > Release Link: https://www.qualcomm.com/news/releases/2023/10/qualcomm-unleashes-snapdragon-x-elite--the-ai-super-charged-plat > > > Rajendra Nayak (2): > dt-bindings: interconnect: Add Qualcomm X1E80100 SoC > interconnect: qcom: Add X1E80100 interconnect provider driver > > .../interconnect/qcom,x1e80100-rpmh.yaml | 83 + > drivers/interconnect/qcom/Kconfig | 9 + > drivers/interconnect/qcom/Makefile | 2 + > drivers/interconnect/qcom/x1e80100.c | 2328 +++++++++++++++++ > drivers/interconnect/qcom/x1e80100.h | 192 ++ > .../interconnect/qcom,x1e80100-rpmh.h | 207 ++ > 6 files changed, 2821 insertions(+) > create mode 100644 Documentation/devicetree/bindings/interconnect/qcom,x1e80100-rpmh.yaml > create mode 100644 drivers/interconnect/qcom/x1e80100.c > create mode 100644 drivers/interconnect/qcom/x1e80100.h > create mode 100644 include/dt-bindings/interconnect/qcom,x1e80100-rpmh.h >