Message ID | 20231017052322.1211099-1-jeremy.linton@arm.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2908:b0:403:3b70:6f57 with SMTP id ib8csp3910593vqb; Mon, 16 Oct 2023 22:23:48 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFfFZgshYALW9DqrpUv+xXsXfuqKCJZIakmVKuhSZs0nntBG7UKzbxEI1GkzAJqUqKfMCzV X-Received: by 2002:a05:6359:8001:b0:166:db65:af9a with SMTP id rc1-20020a056359800100b00166db65af9amr790691rwb.2.1697520228308; Mon, 16 Oct 2023 22:23:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697520228; cv=none; d=google.com; s=arc-20160816; b=o9x7j9anEGDekwHeVAK1uKXXXeU6ASV3USfyGeOTUUrS/u8bix8jZGEAu/yVHQXqYv 0MyLuJ67PlV5wljyl7YEDI/m0lq6nhuAETvzZg4BJLm7IIRm2MKr8YMq6/i6FjSfM38m /9+mfCibhjKraCCj1OmO7MTHgq6HChNM81SEw0foeoblu21yFfKztDoAPYwGMTETABlX WQW2OtmVTZTkqvIjEkls74OSnVMYDotiVCM+JMTkcX3jBdcRK2Pjuwmu78OyBRxx8xjb sL7V9oAYLlrUTdJcmqHKw3U0s/a7AtrIN4v1Qy+izM76Ab3SbffbMjLn28tL5IIe18Fx B8+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=eXMowj9p5bBuKG/QJ/Xevl0uz3coOWToURWndUbVUVU=; fh=b707ZlehUqHbBbDb3qCjPEW7g+Wmx1If0BLFmHa/lXg=; b=oQ3iGsF5cnk0EYlq2MlQBYTeBw5xeLSKH3D92hlOpUYPFGJRxHNadKCL4itTix02F1 Uorlm78wpCb+iPKiS2ny7QAzxf+CepzmgB5kxtC9gw+ywa9QCql2XymGjq0ed9/54d50 CgO9fqWthyCrvxbN2h4OzoJPVMFxJZEJDiQKwN8M9Tad68x0xPsSql7NVeeINI8EOhq0 jLtDkZJQwRG8M42Tp/bXUFvxMIy8lHjP9XTzCYwXsFQMhtU/TajmnsoR/9BrZJsOJcXO +TQSSElOsskSGXJOXBinJYqeSCoLDGCgQuuBIc3HswD+G5TnlkTs0pLTBuHyYjsM9MwM ZFUQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from agentk.vger.email (agentk.vger.email. [2620:137:e000::3:2]) by mx.google.com with ESMTPS id bz42-20020a056a02062a00b00578acf1e8a4si1180733pgb.573.2023.10.16.22.23.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Oct 2023 22:23:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 5CA9B80B7AD0; Mon, 16 Oct 2023 22:23:45 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234341AbjJQFXf (ORCPT <rfc822;hjfbswb@gmail.com> + 19 others); Tue, 17 Oct 2023 01:23:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45436 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229666AbjJQFXe (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 17 Oct 2023 01:23:34 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 8326FA2 for <linux-kernel@vger.kernel.org>; Mon, 16 Oct 2023 22:23:32 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 6EE751FB; Mon, 16 Oct 2023 22:24:12 -0700 (PDT) Received: from u200865.usa.arm.com (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 98CD13F5A1; Mon, 16 Oct 2023 22:23:31 -0700 (PDT) From: Jeremy Linton <jeremy.linton@arm.com> To: linux-arm-kernel@lists.infradead.org Cc: catalin.marinas@arm.com, will@kernel.org, mark.rutland@arm.com, maz@kernel.org, anshuman.khandual@arm.com, krisman@suse.de, broonie@kernel.org, james.morse@arm.com, ionela.voinescu@arm.com, linux-kernel@vger.kernel.org, Jeremy Linton <jeremy.linton@arm.com> Subject: [PATCH v2 0/3] arm64: cpufeatures: Display enabled cores Date: Tue, 17 Oct 2023 00:23:19 -0500 Message-ID: <20231017052322.1211099-1-jeremy.linton@arm.com> X-Mailer: git-send-email 2.41.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Mon, 16 Oct 2023 22:23:45 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779978970857081229 X-GMAIL-MSGID: 1779978970857081229 |
Series |
arm64: cpufeatures: Display enabled cores
|
|
Message
Jeremy Linton
Oct. 17, 2023, 5:23 a.m. UTC
The AMU feature can be enabled on a subset of the cores in a system. Because of that, it prints a message for each core as it is detected. This becomes tedious when there are hundreds of cores. Instead, for CPU features which can be enabled on a subset of the present cores, lets wait until update_cpu_capabilities() and print the subset of cores the feature was enabled on. Since the infrastructure now exists to display the subset of cores where a feature is enabled, lets also enable it for the Dirty Bit Management and 32-bit EL0. The 32-bit EL0 patch is only lightly tested as the AEM/TFA model firmware doesn't like mismatched AARCH32 support. Its also the least ugly version of the three or so options I considered. v1->v2: Add DBM and 32-bit EL0 code so they now display the core subset Add Ionela Voinescu review/testing tags Small comment tweak in the first patch Jeremy Linton (3): arm64: cpufeature: Display the set of cores with a feature arm64: cpufeature: Change DBM to display enabled cores arm64: cpufeature: Change 32-bit EL0 to display enabled cores arch/arm64/include/asm/cpufeature.h | 2 + arch/arm64/kernel/cpufeature.c | 70 ++++++++++++++--------------- 2 files changed, 36 insertions(+), 36 deletions(-)
Comments
On Tue, 17 Oct 2023 00:23:19 -0500, Jeremy Linton wrote: > The AMU feature can be enabled on a subset of the cores in a system. > Because of that, it prints a message for each core as it is detected. > This becomes tedious when there are hundreds of cores. Instead, for > CPU features which can be enabled on a subset of the present cores, > lets wait until update_cpu_capabilities() and print the subset of cores > the feature was enabled on. > > [...] Applied to arm64 (for-next/cpufeat-display-cores), thanks! [1/3] arm64: cpufeature: Display the set of cores with a feature https://git.kernel.org/arm64/c/23b727dc2092 [2/3] arm64: cpufeature: Change DBM to display enabled cores https://git.kernel.org/arm64/c/04d402a453c3 I dropped the third patch from the series.