Message ID | 20230928063448.3544464-1-xianwei.zhao@amlogic.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:cae8:0:b0:403:3b70:6f57 with SMTP id r8csp3112803vqu; Wed, 27 Sep 2023 23:39:35 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFL4OnVgBdaNUC6c4hYCRJYATYBJi2SnD/Pqsxl+EUXdK2VmC9ccdp2JgO7w5OVk8nRqtdo X-Received: by 2002:a17:902:f546:b0:1bb:e74b:39ff with SMTP id h6-20020a170902f54600b001bbe74b39ffmr308171plf.0.1695883175554; Wed, 27 Sep 2023 23:39:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695883175; cv=none; d=google.com; s=arc-20160816; b=n2d2bnw0SpDRRhbr8ljMswS/3baW6krVqWU/S0KmznabBfbMcdZ9JsmMnD7pTd+wV+ QV9NgEIra1zliKNiygxVF8H+FIIWqMvdN2zw7573u+QDkZYOoZ2DBEHxdFYpJi9kXDrZ 4J+SPYlBsGT+QrS4PL9r0flsK6/vaeu+28L97l8Vn7Xv2JFrkVsgSvZ1cBkjEzc6OQFq muHlhks/2KnDxn5RRO/zJHWOzdS3SRts4wc8vaJdzyqlLHkxdOTp2oFX/BREu9Rg22/5 vF2S0OEKEIi+osK5ubFHad4kKvszZ1dBnFAzq/NCQ05NLGVAhVA35O2rtkpgEh0GtgGM JedA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=udCi+72GfZJhTbyaTltNcLv1nODFB/sjZAhg6xbquVA=; fh=PoiO6xh+aNhztqmwntGaLvl61JRAi4HnpIAxmKjWJYg=; b=ZFQxWNsclo3W3+lu6z5fUl+jStAaES+ur9KhlpJj2mLWTJ3fh+WBEtRlGHJb0N50TW horGL8zR5GfqoUIQrLt2oyqD1qKGI+K+EVIKaLK7le8QPV/gZ0E7qIgbHGe8IGzKLWNC JvStxz1uzc2rrG+28QjK/XZ2LHikRVbzO2UCmrDdr3FYrPtjwUnkF4vLs68BZ64WSOi+ 4r3Cox1jf1U7gzJEQUr4h6f7LSCf7a3zXPEh3bffkYlaTLDvQhCowGxtRInzKlJZpzpb mxciWfozna2DlSMTW5aqMOo0qct+/iBlT8FI1yYR2H9UAXhqaO2MqFs/DKk0UR85u4TF wMhw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from lipwig.vger.email (lipwig.vger.email. [2620:137:e000::3:3]) by mx.google.com with ESMTPS id u8-20020a17090341c800b001b8a3e851d2si18517866ple.342.2023.09.27.23.39.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 Sep 2023 23:39:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) client-ip=2620:137:e000::3:3; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id B753A807E837; Wed, 27 Sep 2023 23:36:30 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230450AbjI1GgA (ORCPT <rfc822;ruipengqi7@gmail.com> + 20 others); Thu, 28 Sep 2023 02:36:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49714 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229445AbjI1Gf7 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 28 Sep 2023 02:35:59 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D17EF99; Wed, 27 Sep 2023 23:35:12 -0700 (PDT) Received: from droid01-cd.amlogic.com (10.98.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Thu, 28 Sep 2023 14:34:55 +0800 From: Xianwei Zhao <xianwei.zhao@amlogic.com> To: <linux-arm-kernel@lists.infradead.org>, <linux-amlogic@lists.infradead.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> CC: Neil Armstrong <neil.armstrong@linaro.org>, Jerome Brunet <jbrunet@baylibre.com>, Michael Turquette <mturquette@baylibre.com>, "Stephen Boyd" <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Kevin Hilman <khilman@baylibre.com>, Martin Blumenstingl <martin.blumenstingl@googlemail.com>, Xianwei Zhao <xianwei.zhao@amlogic.com> Subject: [PATCH 0/4] Add C3 SoC PLLs and Peripheral clock Date: Thu, 28 Sep 2023 14:34:44 +0800 Message-ID: <20230928063448.3544464-1-xianwei.zhao@amlogic.com> X-Mailer: git-send-email 2.37.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.98.11.200] X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Wed, 27 Sep 2023 23:36:30 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778262396555590530 X-GMAIL-MSGID: 1778262396555590530 |
Series |
Add C3 SoC PLLs and Peripheral clock
|
|
Message
Xianwei Zhao
Sept. 28, 2023, 6:34 a.m. UTC
Add C3 SoC PLLs and Peripheral clock controller dt-bindings. Add PLLs and Peripheral clock controller driver for C3 SOC. Xianwei Zhao (4): dt-bindings: clock: add Amlogic C3 PLL clock controller bindings dt-bindings: clock: add Amlogic C3 peripherals clock controller bindings clk: meson: C3: add support for the C3 SoC PLL clock clk: meson: c3: add c3 clock peripherals controller driver .../clock/amlogic,c3-peripherals-clkc.yaml | 86 ++ .../bindings/clock/amlogic,c3-pll-clkc.yaml | 53 + drivers/clk/meson/Kconfig | 25 + drivers/clk/meson/Makefile | 2 + drivers/clk/meson/c3-peripherals.c | 1372 +++++++++++++++++ drivers/clk/meson/c3-peripherals.h | 48 + drivers/clk/meson/c3-pll.c | 510 ++++++ drivers/clk/meson/c3-pll.h | 35 + .../clock/amlogic,c3-peripherals-clkc.h | 230 +++ .../dt-bindings/clock/amlogic,c3-pll-clkc.h | 42 + 10 files changed, 2403 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,c3-peripherals-clkc.yaml create mode 100644 Documentation/devicetree/bindings/clock/amlogic,c3-pll-clkc.yaml create mode 100644 drivers/clk/meson/c3-peripherals.c create mode 100644 drivers/clk/meson/c3-peripherals.h create mode 100644 drivers/clk/meson/c3-pll.c create mode 100644 drivers/clk/meson/c3-pll.h create mode 100644 include/dt-bindings/clock/amlogic,c3-peripherals-clkc.h create mode 100644 include/dt-bindings/clock/amlogic,c3-pll-clkc.h base-commit: 57b55c76aaf1ba50ecc6dcee5cd6843dc4d85239
Comments
On 28/09/2023 08:34, Xianwei Zhao wrote: > Add C3 SoC PLLs and Peripheral clock controller dt-bindings. > Add PLLs and Peripheral clock controller driver for C3 SOC. > > Xianwei Zhao (4): > dt-bindings: clock: add Amlogic C3 PLL clock controller bindings > dt-bindings: clock: add Amlogic C3 peripherals clock controller > bindings > clk: meson: C3: add support for the C3 SoC PLL clock > clk: meson: c3: add c3 clock peripherals controller driver > This was absolutely never tested :( It does not look like you tested the bindings, at least after quick look. Please run `make dt_binding_check` (see Documentation/devicetree/bindings/writing-schema.rst for instructions). Maybe you need to update your dtschema and yamllint. Best regards, Krzysztof
Hi Krzysztof, Thanks, I will fix errors of bindings in next version. On 2023/9/30 23:53, Krzysztof Kozlowski wrote: > [ EXTERNAL EMAIL ] > > On 28/09/2023 08:34, Xianwei Zhao wrote: >> Add C3 SoC PLLs and Peripheral clock controller dt-bindings. >> Add PLLs and Peripheral clock controller driver for C3 SOC. >> >> Xianwei Zhao (4): >> dt-bindings: clock: add Amlogic C3 PLL clock controller bindings >> dt-bindings: clock: add Amlogic C3 peripherals clock controller >> bindings >> clk: meson: C3: add support for the C3 SoC PLL clock >> clk: meson: c3: add c3 clock peripherals controller driver >> > > This was absolutely never tested :( > > It does not look like you tested the bindings, at least after quick > look. Please run `make dt_binding_check` (see > Documentation/devicetree/bindings/writing-schema.rst for instructions). > Maybe you need to update your dtschema and yamllint. > > Best regards, > Krzysztof >