Message ID | 20230822082750.27633-1-yu.tu@amlogic.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b82d:0:b0:3f2:4152:657d with SMTP id z13csp3566975vqi; Tue, 22 Aug 2023 04:50:03 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH07hIOvgHgDzqm3ulhMzHQqNVl4N+9sC78H/8klQpM5sBZ/ydh2clnnXja3Jdaq4s+vR1B X-Received: by 2002:a05:6512:280f:b0:500:8022:3dc8 with SMTP id cf15-20020a056512280f00b0050080223dc8mr5406998lfb.11.1692705002688; Tue, 22 Aug 2023 04:50:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1692705002; cv=none; d=google.com; s=arc-20160816; b=sHeV6VXW3RSrwWiDa/CWR4v2f4QiohMjbxIhy7EeHw0rYCQcny2slmPbYD/se3FON5 xq2mkNB8+vDAfKVTDYCwAi0EOWV9AoMFpBeUAC2wNP8FAbtgr2uqBwSsvfKeAZF58xWy cuSJX24dhDX/4xYdzipJKjj5krj9n5JSEpNaxMfzHrlu1GXCSCVP0tnXj9w4mApJHbJl 7B1kE3l3vqCuXntbYQOPgOwiYuFQVKW6LcWzTgYyPzOSl3Ds14uCtzkaQrel1QKewZcs lwouG0rtVGJltGhfiXzSxQpNiqsocpz/bebzkStqbcFsJP1A17e0YXUOnAhRHpKPn105 edYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=28M624KExz8LBtPfXdj9spl59kNiMEKct4kxIkDtE6k=; fh=Ih5Q7sSWD6wBeDoZHrSgEGhbAUc69dfFKehrL9S3FBk=; b=QIKsyNPN56x4/12xcQc4cqipxpd/uSRC6houEU47bu5CUAs1nF5onPFWSiJgnbIs70 SUTs50pBtGgePV69uID0mWqggvre/iC16aE8lB5eRjlqJYdmqA2ZhkPrgk4beabMAfeI QlRbXKdPCi38tsqJUC2CZZPKVzHD3yLWEQ2+SNXoCJYvoboRYuJLEJsg4YPBJddxN3oe +6Vlo8jGxAzNVdtz887vv7CSMO1kML4NSZ9bFqlyrw56YQAj4nOMRJ0Ie+a7iVrZ4Wdb 4j2WdnOVARJ1E+1ZQ9MtMloujPNHIiCfX2GKQDKHGGnbqx0cbGUrjizx6agg4aZ5NoMH S6kA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f21-20020a05640214d500b00527476c182csi7021701edx.422.2023.08.22.04.49.38; Tue, 22 Aug 2023 04:50:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233832AbjHVI2u (ORCPT <rfc822;kjyul0303@gmail.com> + 99 others); Tue, 22 Aug 2023 04:28:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37930 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233826AbjHVI2s (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 22 Aug 2023 04:28:48 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EA6BF19F; Tue, 22 Aug 2023 01:28:04 -0700 (PDT) Received: from droid06.amlogic.com (10.18.11.248) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Tue, 22 Aug 2023 16:27:56 +0800 From: Yu Tu <yu.tu@amlogic.com> To: <linux-clk@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-amlogic@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, Rob Herring <robh+dt@kernel.org>, "Neil Armstrong" <neil.armstrong@linaro.org>, Jerome Brunet <jbrunet@baylibre.com>, Kevin Hilman <khilman@baylibre.com>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Martin Blumenstingl <martin.blumenstingl@googlemail.com> CC: <kelvin.zhang@amlogic.com>, <qi.duan@amlogic.com>, Yu Tu <yu.tu@amlogic.com> Subject: [PATCH V10 0/4] Add S4 SoC PLLs and Peripheral clock Date: Tue, 22 Aug 2023 16:27:46 +0800 Message-ID: <20230822082750.27633-1-yu.tu@amlogic.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.18.11.248] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1774929841173019541 X-GMAIL-MSGID: 1774929841173019541 |
Series |
Add S4 SoC PLLs and Peripheral clock
|
|
Message
Yu Tu
Aug. 22, 2023, 8:27 a.m. UTC
1. Add S4 SoC PLLs and Peripheral clock controller dt-bindings. 2. Add PLLs and Peripheral clock controller driver for S4 SOC. Yu Tu (4): dt-bindings: clock: document Amlogic S4 SoC PLL clock controller dt-bindings: clock: document Amlogic S4 SoC peripherals clock controller clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller V9 -> V10: 1. Change the relevant S4 CLK patch based on Neil's recently modified patch. 2. Change patch 0003/0004 clocks comment, format and clock flags suggested by Jerome. V8 -> V9: Add patch 0001/0002 dt-bindings tag. Suggested by Krzysztof. V7 -> V8: 1. Change patch 0001/0002 dt-bindings title description, remove "meson". Suggested by Dmitry, Neil. 2. Change patch 0003/0004 clocks comment, format and clock flags suggested by Dmitry, Neil, Jerome. V6 -> V7: Change send patch series as well change format and clock flags suggested by Jerome. Change dt-bindings suggested by Krzysztof. V5 -> V6: Change send patch series, as well change format and clock flags. V4 -> V5: change format and clock flags and adjust the patch series as suggested by Jerome. V3 -> V4: change format and clock flags. V2 -> V3: Use two clock controller. V1 -> V2: Change format as discussed in the email. Link:https://lore.kernel.org/linux-amlogic/20230517070215.28463-1-yu.tu@amlogic.com/ .../clock/amlogic,s4-peripherals-clkc.yaml | 96 + .../bindings/clock/amlogic,s4-pll-clkc.yaml | 49 + drivers/clk/meson/Kconfig | 23 + drivers/clk/meson/Makefile | 2 + drivers/clk/meson/s4-peripherals.c | 3787 +++++++++++++++++ drivers/clk/meson/s4-peripherals.h | 57 + drivers/clk/meson/s4-pll.c | 867 ++++ drivers/clk/meson/s4-pll.h | 38 + .../clock/amlogic,s4-peripherals-clkc.h | 236 + .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 43 + 10 files changed, 5198 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-peripherals-clkc.yaml create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml create mode 100644 drivers/clk/meson/s4-peripherals.c create mode 100644 drivers/clk/meson/s4-peripherals.h create mode 100644 drivers/clk/meson/s4-pll.c create mode 100644 drivers/clk/meson/s4-pll.h create mode 100644 include/dt-bindings/clock/amlogic,s4-peripherals-clkc.h create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h base-commit: bd0f6c57c2b324b6f92ccfe13a8005ff829287b8
Comments
On 22-08-2023 09:27, Yu Tu wrote: > 1. Add S4 SoC PLLs and Peripheral clock controller dt-bindings. > 2. Add PLLs and Peripheral clock controller driver for S4 SOC. > > > Yu Tu (4): > dt-bindings: clock: document Amlogic S4 SoC PLL clock controller > dt-bindings: clock: document Amlogic S4 SoC peripherals clock > controller > clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver > clk: meson: S4: add support for Amlogic S4 SoC peripheral clock > controller > > V9 -> V10: > 1. Change the relevant S4 CLK patch based on Neil's recently modified > patch. > 2. Change patch 0003/0004 clocks comment, format and clock flags suggested > by Jerome. > > V8 -> V9: Add patch 0001/0002 dt-bindings tag. Suggested by Krzysztof. > V7 -> V8: > 1. Change patch 0001/0002 dt-bindings title description, remove "meson". > Suggested by Dmitry, Neil. > 2. Change patch 0003/0004 clocks comment, format and clock flags suggested by > Dmitry, Neil, Jerome. > > V6 -> V7: Change send patch series as well change format and clock flags > suggested by Jerome. Change dt-bindings suggested by Krzysztof. > V5 -> V6: Change send patch series, as well change format and clock flags. > V4 -> V5: change format and clock flags and adjust the patch series > as suggested by Jerome. > V3 -> V4: change format and clock flags. > V2 -> V3: Use two clock controller. > V1 -> V2: Change format as discussed in the email. > > Link:https://lore.kernel.org/linux-amlogic/20230517070215.28463-1-yu.tu@amlogic.com/ > > .../clock/amlogic,s4-peripherals-clkc.yaml | 96 + > .../bindings/clock/amlogic,s4-pll-clkc.yaml | 49 + > drivers/clk/meson/Kconfig | 23 + > drivers/clk/meson/Makefile | 2 + > drivers/clk/meson/s4-peripherals.c | 3787 +++++++++++++++++ > drivers/clk/meson/s4-peripherals.h | 57 + > drivers/clk/meson/s4-pll.c | 867 ++++ > drivers/clk/meson/s4-pll.h | 38 + > .../clock/amlogic,s4-peripherals-clkc.h | 236 + > .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 43 + > 10 files changed, 5198 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-peripherals-clkc.yaml > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml > create mode 100644 drivers/clk/meson/s4-peripherals.c > create mode 100644 drivers/clk/meson/s4-peripherals.h > create mode 100644 drivers/clk/meson/s4-pll.c > create mode 100644 drivers/clk/meson/s4-pll.h > create mode 100644 include/dt-bindings/clock/amlogic,s4-peripherals-clkc.h > create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h > > > base-commit: bd0f6c57c2b324b6f92ccfe13a8005ff829287b8 How similar is T7 and S4 regarding the clocks? Can S4 clock driver be used by T7 without modifications? Thanks Lucas