Message ID | 20230731011725.7228-1-andre.przywara@arm.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp1741292vqg; Sun, 30 Jul 2023 18:29:31 -0700 (PDT) X-Google-Smtp-Source: APBJJlEEZu6NT666/iGnGXteHEDF5WW6/sSMnOJtKHvHw3UEs5rkkjfWPVf9GFVEYZJ0E7dCH0vF X-Received: by 2002:a17:906:309b:b0:99b:eb9c:4fb9 with SMTP id 27-20020a170906309b00b0099beb9c4fb9mr5066850ejv.69.1690766971047; Sun, 30 Jul 2023 18:29:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690766971; cv=none; d=google.com; s=arc-20160816; b=N8SIUHWzMlAQar2YprS65Z/VJWJ6k+wjgoLx6aj42rkM8grpY2YZzN7CQWJ9C4ExZR A3qGWeL71C1FSeBmjCPOBOWfX1DZfdBxyDNvC0OtQX00wr8OkdOuOrEAIbrN/2o0p0I8 J/yYwlLZH6dtrEaWe5Caq5fkyT8v4zVOLLSQZkGhpNNg+iWWyZeUsmTsYFrIvv0F0Fwg 0m1BiwKZ/C9dl4YgF6YyHL3sEtJUfLYZflpVcLiTqUwOJ0yPf1iFli0HDH/U7ypcV+ei osdrMntJB6IT0xI+KfOriDFsdc3oVCiI2eTmWFB5rfqBWBRKqN2yt7l0Z6Cx31qJgM0g gkrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=fv6/DmmK8sd0E6lduSnP1auGUUXeR9JPnsDxAlAzBTA=; fh=nvt2fN7UnqEO9kn1OY1RExFwWKEspZcEqiYnO1gdBwU=; b=nHf13vK0EZbn8up22FBO7TArvtvfRPmcA17BnNDWUC9t6tfWlhe53dXv10Cj2QF6uP fAzxJEQXkpLXfJSU2K0iU9B3d5HcsU0Id8uZs6QlLUQeQIPVz3GYYq5cOO/deP54+8hY ifLbbO4ynquLbLSxJqqZ6jUH2unE+4jTsGcQDBzKKonMXno/VIPay7diJHBGSoA/kdt8 bxJ9xHGS1qON6WFVYypNYLL4edorDMmUfLxvSOZ+MLaYzy9X0qiAx+DbUss71gaPMOiJ zSUduCVvo3CeJiu7LMqOs23h0j/7DskDWKjQDgOFtZtq6ya/AwKm0V/tClY74EyQl56M 8TWg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l19-20020a170906079300b0099279b2cdd8si6045036ejc.831.2023.07.30.18.29.07; Sun, 30 Jul 2023 18:29:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229720AbjGaBS0 (ORCPT <rfc822;dengxinlin2429@gmail.com> + 99 others); Sun, 30 Jul 2023 21:18:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45328 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229448AbjGaBSY (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sun, 30 Jul 2023 21:18:24 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 218FD1A2; Sun, 30 Jul 2023 18:18:22 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id ECB4B1650; Sun, 30 Jul 2023 18:19:04 -0700 (PDT) Received: from localhost.localdomain (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id D92FC3F5A1; Sun, 30 Jul 2023 18:18:19 -0700 (PDT) From: Andre Przywara <andre.przywara@arm.com> To: Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Chen-Yu Tsai <wens@csie.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, Samuel Holland <samuel@sholland.org> Cc: Icenowy Zheng <uwu@icenowy.me>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH 0/3] sunxi: Orange Pi Zero 3 DT support Date: Mon, 31 Jul 2023 02:17:22 +0100 Message-Id: <20230731011725.7228-1-andre.przywara@arm.com> X-Mailer: git-send-email 2.35.8 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772897667711121219 X-GMAIL-MSGID: 1772897667711121219 |
Series | sunxi: Orange Pi Zero 3 DT support | |
Message
Andre Przywara
July 31, 2023, 1:17 a.m. UTC
Hi, Orange Pi recently released the Orange Pi Zero 3 board, which is some updated version of their former Zero 2 development board. Some component changes (Motorcomm PHY instead of Realtek, different PMIC), some board layout changes, and it ships with up to 4GB of DRAM now. The SoC is now labelled H618 instead of H616, which apparently is the same, just with more L2 cache. Split the existing OPi Zero2 DT, to allow sharing most DT nodes, then add the binding documentation and DT for the new board. Linux v6.5-rc boots out of the box (the PMIC driver just made it in), and most things work: UART, PSCI, GPIO, SPI flash, SD card, USB. Ethernet is almost working, I get an IP address via DHCP, but no further packets come through. Might be either a problem with the new Motorcomm PHY driver, or some missing delay settings, I have to investigate, any help or advice welcome. Also let me know if the DT split is a good idea or not, happy to roll that back if requested. Cheers, Andre Andre Przywara (3): arm64: dts: allwinner: h616: Split Orange Pi Zero 2 DT dt-bindings: arm: sunxi: document Orange Pi Zero 3 board name arm64: dts: allwinner: h616: Add OrangePi Zero 3 board support .../devicetree/bindings/arm/sunxi.yaml | 5 + arch/arm64/boot/dts/allwinner/Makefile | 1 + .../allwinner/sun50i-h616-orangepi-zero2.dts | 119 +--------------- .../allwinner/sun50i-h616-orangepi-zerox.dtsi | 131 ++++++++++++++++++ .../allwinner/sun50i-h618-orangepi-zero3.dts | 86 ++++++++++++ 5 files changed, 224 insertions(+), 118 deletions(-) create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zerox.dtsi create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts
Comments
Dne ponedeljek, 31. julij 2023 ob 03:17:22 CEST je Andre Przywara napisal(a): > Hi, > > Orange Pi recently released the Orange Pi Zero 3 board, which is some > updated version of their former Zero 2 development board. Some component > changes (Motorcomm PHY instead of Realtek, different PMIC), some board > layout changes, and it ships with up to 4GB of DRAM now. The SoC is now > labelled H618 instead of H616, which apparently is the same, just with > more L2 cache. > > Split the existing OPi Zero2 DT, to allow sharing most DT nodes, then > add the binding documentation and DT for the new board. > > Linux v6.5-rc boots out of the box (the PMIC driver just made it in), > and most things work: UART, PSCI, GPIO, SPI flash, SD card, USB. > Ethernet is almost working, I get an IP address via DHCP, but no further > packets come through. Might be either a problem with the new Motorcomm > PHY driver, or some missing delay settings, I have to investigate, any > help or advice welcome. When I worked with Motorcomm PHYs, I had to add motorcomm,clk-out-frequency-hz = <125000000>; and usual reset gpio related properties. Have you tried that? In any case, it's not 100% reliable, but I don't know why. Best regards, Jernej > Also let me know if the DT split is a good idea or not, happy to roll > that back if requested. > > Cheers, > Andre > > Andre Przywara (3): > arm64: dts: allwinner: h616: Split Orange Pi Zero 2 DT > dt-bindings: arm: sunxi: document Orange Pi Zero 3 board name > arm64: dts: allwinner: h616: Add OrangePi Zero 3 board support > > .../devicetree/bindings/arm/sunxi.yaml | 5 + > arch/arm64/boot/dts/allwinner/Makefile | 1 + > .../allwinner/sun50i-h616-orangepi-zero2.dts | 119 +--------------- > .../allwinner/sun50i-h616-orangepi-zerox.dtsi | 131 ++++++++++++++++++ > .../allwinner/sun50i-h618-orangepi-zero3.dts | 86 ++++++++++++ > 5 files changed, 224 insertions(+), 118 deletions(-) > create mode 100644 > arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zerox.dtsi create mode > 100644 arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts
On Thu, 03 Aug 2023 23:07:55 +0200 Jernej Škrabec <jernej.skrabec@gmail.com> wrote: Hi Jernej, > Dne ponedeljek, 31. julij 2023 ob 03:17:22 CEST je Andre Przywara napisal(a): > > Hi, > > > > Orange Pi recently released the Orange Pi Zero 3 board, which is some > > updated version of their former Zero 2 development board. Some component > > changes (Motorcomm PHY instead of Realtek, different PMIC), some board > > layout changes, and it ships with up to 4GB of DRAM now. The SoC is now > > labelled H618 instead of H616, which apparently is the same, just with > > more L2 cache. > > > > Split the existing OPi Zero2 DT, to allow sharing most DT nodes, then > > add the binding documentation and DT for the new board. > > > > Linux v6.5-rc boots out of the box (the PMIC driver just made it in), > > and most things work: UART, PSCI, GPIO, SPI flash, SD card, USB. > > Ethernet is almost working, I get an IP address via DHCP, but no further > > packets come through. Might be either a problem with the new Motorcomm > > PHY driver, or some missing delay settings, I have to investigate, any > > help or advice welcome. > > When I worked with Motorcomm PHYs, I had to add > > motorcomm,clk-out-frequency-hz = <125000000>; Ah, good point. Looking at the Linux driver code, that seems almost mandatory, otherwise the PHY clock is not activated(?). So that helped, I managed to SSH into my laptop, but it still hangs then. Just for the sake of completeness, I also tried the other properties that other boards use: As expected, motorcomm,keep-pll-enabled didn't help, as the clock line just goes to the MAC pin, and is not used otherwise. And also motorcomm,auto-sleep-disabled didn't improve stability. At least not with the current settings, maybe it's needed later on. > and usual reset gpio related properties. Have you tried that? In any case, > it's not 100% reliable, but I don't know why. The reset pin is hardwired via a simple RC circuit, so there is no GPIO, and thus the delay parameters don't do anything, I suppose. But as it's better now with the clk-out property, so I will definitely add that. Reports from others (Piotr) seem to suggest that Ethernet is working for them, so I need to compare notes. Thanks, Andre > > Best regards, > Jernej > > > Also let me know if the DT split is a good idea or not, happy to roll > > that back if requested. > > > > Cheers, > > Andre > > > > Andre Przywara (3): > > arm64: dts: allwinner: h616: Split Orange Pi Zero 2 DT > > dt-bindings: arm: sunxi: document Orange Pi Zero 3 board name > > arm64: dts: allwinner: h616: Add OrangePi Zero 3 board support > > > > .../devicetree/bindings/arm/sunxi.yaml | 5 + > > arch/arm64/boot/dts/allwinner/Makefile | 1 + > > .../allwinner/sun50i-h616-orangepi-zero2.dts | 119 +--------------- > > .../allwinner/sun50i-h616-orangepi-zerox.dtsi | 131 ++++++++++++++++++ > > .../allwinner/sun50i-h618-orangepi-zero3.dts | 86 ++++++++++++ > > 5 files changed, 224 insertions(+), 118 deletions(-) > > create mode 100644 > > arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zerox.dtsi create mode > > 100644 arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts > > > > >