Message ID | 20230724101054.25268-1-william.qiu@starfivetech.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9010:0:b0:3e4:2afc:c1 with SMTP id l16csp1708015vqg; Mon, 24 Jul 2023 03:38:58 -0700 (PDT) X-Google-Smtp-Source: APBJJlFpmfnBoX3hqKuoPJ+V7sZl4oaL9LhCuXQa0zkIJZgcibwVoWRyyQOyTTMv7ShShjKpgu28 X-Received: by 2002:a17:907:75db:b0:993:ce9d:6fc1 with SMTP id jl27-20020a17090775db00b00993ce9d6fc1mr8943957ejc.3.1690195138046; Mon, 24 Jul 2023 03:38:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690195138; cv=none; d=google.com; s=arc-20160816; b=HGjoAHcoxHkf2eI+F7A8R7T6dL8A0lxkFg5l31R5tRjhfm8PTuZtIK8Z8DMzeiOrgM kICjJ3zI/EHQe3vDFpITAhHxK44u9K4g49moIilXd6Tw8urIJhckc7aPaPq0SApQzUI4 NetVRlVqlQETMfllKg+InvS8N/yGVbBjbmvPiUgqdkPZ0SPaxbY84FbEf/vn8LFdNLGE NMsg70+avXczhjaXMMq0kqQfBeBRACfd5F9zuAdpRnamlRQ0G6AO3g9k/NBl6VxKR7K6 WZ/JdBcNTgbtg789Eoc303YcdRdrx4Wm4ZJi8nHBFrG42HP2kZUBwq7JkJIKV3WO7yrP wlaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=kqTO+TaRs/OgLL5wddNJyKIAMWuABFMjqVVFf6E0y2A=; fh=KMHIlvMyk955GAHEXyGRN89XCb+h1B+4yCIVAgCT/kI=; b=1HyjgXWYtqvszKdztEpv4fQuTYOgcJLGVGXKKP2Sqx9gKHOnM1ftnXP4hbDVJBxC30 YoHG+IqwYU+tVcwUe8vQGHOy8R2OhSDALkHVocim8NriBbTE2S5U3tt6zV+7Fzh/IwxV TTUgnbstthkDhFYI7VH9uKDSnIklH/e1ckPYUTzOxaHsT0s1gmgmA12yYMOk2JFA30xQ /X0Mh+JHpL1wpapIDsg8djwzyqxVq0XdhR5embp1f58Hi1JVNC+TpE7Sk5A+P8EdfO9B 9I+MuWyomQLQc9pvCnSNS3DbrS8d916IBNXWHy/rtgJ7HSNBXDADd5vv2VzTQGPlosoJ vrCA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k3-20020a17090646c300b00988c92d2861si6346318ejs.397.2023.07.24.03.38.34; Mon, 24 Jul 2023 03:38:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231784AbjGXKTx convert rfc822-to-8bit (ORCPT <rfc822;kautuk.consul.80@gmail.com> + 99 others); Mon, 24 Jul 2023 06:19:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51260 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233581AbjGXKSg (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 24 Jul 2023 06:18:36 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4624B5267; Mon, 24 Jul 2023 03:10:57 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 3B65024E337; Mon, 24 Jul 2023 18:10:56 +0800 (CST) Received: from EXMBX068.cuchost.com (172.16.6.68) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 24 Jul 2023 18:10:56 +0800 Received: from williamqiu-virtual-machine.starfivetech.com (171.223.208.138) by EXMBX068.cuchost.com (172.16.6.68) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 24 Jul 2023 18:10:55 +0800 From: William Qiu <william.qiu@starfivetech.com> To: <devicetree@vger.kernel.org>, <linux-spi@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org> CC: Mark Brown <broonie@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Emil Renner Berthing <kernel@esmil.dk>, Linus Walleij <linus.walleij@linaro.org>, William Qiu <william.qiu@starfivetech.com> Subject: [PATCH v3 0/2] Add SPI module for StarFive JH7110 SoC Date: Mon, 24 Jul 2023 18:10:52 +0800 Message-ID: <20230724101054.25268-1-william.qiu@starfivetech.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [171.223.208.138] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX068.cuchost.com (172.16.6.68) X-YovoleRuleAgent: yovoleflag Content-Transfer-Encoding: 8BIT X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772298056610279778 X-GMAIL-MSGID: 1772298056610279778 |
Series |
Add SPI module for StarFive JH7110 SoC
|
|
Message
William Qiu
July 24, 2023, 10:10 a.m. UTC
Hi, This patchset adds initial rudimentary support for the StarFive SPI controller. And this driver will be used in StarFive's VisionFive 2 board. The first patch constrain minItems of clocks for JH7110 SPI and Patch 2 adds support for StarFive JH7110 SPI. Changes v2->v3: - Rebaed to v6.5rc3. - Registered one more clock. - Dropped commit that changed the number of clocks in YAML. - Rewrited the commit comment. Changes v1->v2: - Rebaed to v6.5rc1. - Submitted reference file separately. - Dropped 'status' node as it was 'okay' by default. - Dropped Co-developed-by message. The patch series is based on v6.5rc3. William Qiu (2): dt-bindings: spi: add reference file to YAML riscv: dts: starfive: Add spi node and pins configuration .../devicetree/bindings/spi/spi-pl022.yaml | 1 + .../jh7110-starfive-visionfive-2.dtsi | 50 +++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 105 ++++++++++++++++++ 3 files changed, 156 insertions(+) -- 2.34.1
Comments
On Mon, 24 Jul 2023 18:10:52 +0800, William Qiu wrote: > This patchset adds initial rudimentary support for the StarFive > SPI controller. And this driver will be used in StarFive's > VisionFive 2 board. The first patch constrain minItems of clocks > for JH7110 SPI and Patch 2 adds support for StarFive JH7110 SPI. > > Changes v2->v3: > - Rebaed to v6.5rc3. > - Registered one more clock. > - Dropped commit that changed the number of clocks in YAML. > - Rewrited the commit comment. > > [...] Applied to https://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi.git for-next Thanks! [1/2] dt-bindings: spi: add reference file to YAML commit: 8858babff615ee366bf570c1facfbd0845dd924e All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. Thanks, Mark
From: Conor Dooley <conor.dooley@microchip.com> On Mon, 24 Jul 2023 18:10:52 +0800, William Qiu wrote: > This patchset adds initial rudimentary support for the StarFive > SPI controller. And this driver will be used in StarFive's > VisionFive 2 board. The first patch constrain minItems of clocks > for JH7110 SPI and Patch 2 adds support for StarFive JH7110 SPI. > > Changes v2->v3: > - Rebaed to v6.5rc3. > - Registered one more clock. > - Dropped commit that changed the number of clocks in YAML. > - Rewrited the commit comment. > > [...] Applied to riscv-dt-for-next, thanks! [2/2] riscv: dts: starfive: Add spi node and pins configuration https://git.kernel.org/conor/c/74fb20c8f05d Thanks, Conor.