Message ID | 20230724060108.1403662-1-huqiang.qin@amlogic.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9010:0:b0:3e4:2afc:c1 with SMTP id l16csp1602239vqg; Sun, 23 Jul 2023 23:20:06 -0700 (PDT) X-Google-Smtp-Source: APBJJlG6EHkCIIiWfg9WoJm62aFmurgh9hvalUoxhRWq0mNH75L7siBAsEBTcOV9LXgCI6Hf3tQ+ X-Received: by 2002:a17:907:9814:b0:993:da5f:5a9b with SMTP id ji20-20020a170907981400b00993da5f5a9bmr16081731ejc.8.1690179606151; Sun, 23 Jul 2023 23:20:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690179606; cv=none; d=google.com; s=arc-20160816; b=XkUYlIF2HOoSnaZET4+353DHhqo4BVXnRfhkZyF8PS+R/8fQpAo345fYgi1UnXaxW2 FFZZKs1cSGzL/VoEonmW0PLOgRViUJmKQ/rsWN5oULXc77hBheqOBcIRgJ/6Z0z9E0Gr YoN8KA6UxH0ExkhGQBQBBV7Ss4tac+08kd9Nv2JEDk3ZecL3r+TImaprYvzKnBTPN8ej VzbsGklm8gZ1vor63u9ioRrQDDJqjxHOQKasG7Z3C6qlJKTG7vE0Z+UGKNnZFjJa8lXg yX3H2PrWU1yyGQ1cw2qr2YyX0s2WqDzUdPd5dCsIe8coR/GW5/O7EdRiifcBoEdeQlbu LXhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=sh5AxWp0K2hhyMfoSnNPOqVhIFEvEweMnlJUDirsSQs=; fh=kvSoLBUJ9nCIAgiItg0rwlS6tGETktlfPJWv6NBz0tI=; b=CyLnKb555VOc5DBrLaa/g/5CmzsCQTx0dkcLB4FHwGi0uUEU4on/bdI5qwxCV3ebPQ dNEl9n8EoyJexnbk3ObWJSoEbFzeALa4iXK5X6ZO5z9wkL5r0FBHpi+eK16ELqS5QCcV /GR+Mtpwzf280kuXGq2dH1HwTld2yinR6I5fH9RJVzcSLG3HU7qWsQkx7sP7bWDvLRs/ mLf67D2XFCpOfWFayL978dKHFNjvCQBO1nsk8QN7gRbnGSjmNNHk0OPEfRRd27Ho6Pqj kyCfealetDiHWlJ/2ObS+K3oH3yR7iCgRXWMt7zC/INDG1uXg3oHDlYvLhdt5rurygHS iPrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dt15-20020a170906b78f00b00988ccf32c61si5884644ejb.40.2023.07.23.23.19.42; Sun, 23 Jul 2023 23:20:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230160AbjGXGC6 (ORCPT <rfc822;kautuk.consul.80@gmail.com> + 99 others); Mon, 24 Jul 2023 02:02:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46054 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230204AbjGXGC5 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 24 Jul 2023 02:02:57 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1B5CDDE; Sun, 23 Jul 2023 23:02:10 -0700 (PDT) Received: from rd02-sz.amlogic.software (10.28.11.83) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Mon, 24 Jul 2023 14:01:53 +0800 From: Huqiang Qin <huqiang.qin@amlogic.com> To: <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <neil.armstrong@linaro.org>, <khilman@baylibre.com>, <jbrunet@baylibre.com>, <martin.blumenstingl@googlemail.com>, <linus.walleij@linaro.org> CC: <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-amlogic@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-gpio@vger.kernel.org>, Huqiang Qin <huqiang.qin@amlogic.com> Subject: [PATCH V2 0/3] Add binding header file for GPIO interrupt of Amlogic Meson-G12A Date: Mon, 24 Jul 2023 14:01:05 +0800 Message-ID: <20230724060108.1403662-1-huqiang.qin@amlogic.com> X-Mailer: git-send-email 2.37.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.28.11.83] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772281770719031446 X-GMAIL-MSGID: 1772281770719031446 |
Series |
Add binding header file for GPIO interrupt of Amlogic Meson-G12A
|
|
Message
Huqiang Qin
July 24, 2023, 6:01 a.m. UTC
After adding this binding header file, you can intuitively find the interrupt number corresponding to each GPIO, and apply it in the format of IRQID_XXX where it needs to be used. Associated platforms: - Amlogic Meson-G12A - Amlogic Meson-G12B - Amlogic Meson-SM1 [PATCH 1/3]: V1 -> V2: Rename irq-meson-g12a-gpio.h to amlogic,meson-g12a-gpio-intc.h [PATCH 2/3]: V1 -> V2: Include header file changed to amlogic,meson-g12a-gpio-intc.h [PATCH 3/3]: V1 -> V2: Include header file changed to amlogic,meson-g12a-gpio-intc.h Huqiang Qin (3): dt-bindings: interrupt-controller: Add header file for Amlogic Meson-G12A SoCs pinctrl: Replace the IRQ number in the driver with the IRQID macro definition arm64: dts: Replace the IRQ number with the IRQID macro definition .../boot/dts/amlogic/meson-g12-common.dtsi | 1 + .../boot/dts/amlogic/meson-g12a-x96-max.dts | 2 +- .../dts/amlogic/meson-g12b-bananapi-cm4.dtsi | 2 +- .../boot/dts/amlogic/meson-g12b-bananapi.dtsi | 2 +- .../amlogic/meson-g12b-odroid-go-ultra.dts | 4 +- .../dts/amlogic/meson-g12b-odroid-n2.dtsi | 2 +- .../boot/dts/amlogic/meson-g12b-w400.dtsi | 2 +- .../dts/amlogic/meson-sm1-a95xf3-air-gbit.dts | 2 +- .../boot/dts/amlogic/meson-sm1-bananapi.dtsi | 4 +- .../boot/dts/amlogic/meson-sm1-h96-max.dts | 2 +- .../boot/dts/amlogic/meson-sm1-odroid.dtsi | 2 +- .../boot/dts/amlogic/meson-sm1-sei610.dts | 12 +- .../dts/amlogic/meson-sm1-x96-air-gbit.dts | 2 +- drivers/pinctrl/meson/pinctrl-meson-g12a.c | 35 ++--- .../amlogic,meson-g12a-gpio-intc.h | 126 ++++++++++++++++++ 15 files changed, 164 insertions(+), 36 deletions(-) create mode 100644 include/dt-bindings/interrupt-controller/amlogic,meson-g12a-gpio-intc.h base-commit: c58c49dd89324b18a812762a2bfa5a0458e4f252
Comments
Hi Linus, On 24/07/2023 08:01, Huqiang Qin wrote: > After adding this binding header file, you can intuitively find > the interrupt number corresponding to each GPIO, and apply it > in the format of IRQID_XXX where it needs to be used. > > Associated platforms: > - Amlogic Meson-G12A > - Amlogic Meson-G12B > - Amlogic Meson-SM1 > > [PATCH 1/3]: > V1 -> V2: Rename irq-meson-g12a-gpio.h to amlogic,meson-g12a-gpio-intc.h > > [PATCH 2/3]: > V1 -> V2: Include header file changed to amlogic,meson-g12a-gpio-intc.h > > [PATCH 3/3]: > V1 -> V2: Include header file changed to amlogic,meson-g12a-gpio-intc.h > > Huqiang Qin (3): > dt-bindings: interrupt-controller: Add header file for Amlogic > Meson-G12A SoCs > pinctrl: Replace the IRQ number in the driver with the IRQID macro > definition > arm64: dts: Replace the IRQ number with the IRQID macro definition What's the best way to apply this patchset ? Thanks, Neil > > .../boot/dts/amlogic/meson-g12-common.dtsi | 1 + > .../boot/dts/amlogic/meson-g12a-x96-max.dts | 2 +- > .../dts/amlogic/meson-g12b-bananapi-cm4.dtsi | 2 +- > .../boot/dts/amlogic/meson-g12b-bananapi.dtsi | 2 +- > .../amlogic/meson-g12b-odroid-go-ultra.dts | 4 +- > .../dts/amlogic/meson-g12b-odroid-n2.dtsi | 2 +- > .../boot/dts/amlogic/meson-g12b-w400.dtsi | 2 +- > .../dts/amlogic/meson-sm1-a95xf3-air-gbit.dts | 2 +- > .../boot/dts/amlogic/meson-sm1-bananapi.dtsi | 4 +- > .../boot/dts/amlogic/meson-sm1-h96-max.dts | 2 +- > .../boot/dts/amlogic/meson-sm1-odroid.dtsi | 2 +- > .../boot/dts/amlogic/meson-sm1-sei610.dts | 12 +- > .../dts/amlogic/meson-sm1-x96-air-gbit.dts | 2 +- > drivers/pinctrl/meson/pinctrl-meson-g12a.c | 35 ++--- > .../amlogic,meson-g12a-gpio-intc.h | 126 ++++++++++++++++++ > 15 files changed, 164 insertions(+), 36 deletions(-) > create mode 100644 include/dt-bindings/interrupt-controller/amlogic,meson-g12a-gpio-intc.h > > > base-commit: c58c49dd89324b18a812762a2bfa5a0458e4f252
On Mon, Jul 24, 2023 at 8:02 AM Huqiang Qin <huqiang.qin@amlogic.com> wrote: > After adding this binding header file, you can intuitively find > the interrupt number corresponding to each GPIO, and apply it > in the format of IRQID_XXX where it needs to be used. (...) > Huqiang Qin (3): > dt-bindings: interrupt-controller: Add header file for Amlogic > Meson-G12A SoCs > pinctrl: Replace the IRQ number in the driver with the IRQID macro > definition > arm64: dts: Replace the IRQ number with the IRQID macro definition Neil wrote: > What's the best way to apply this patchset ? I just applied all three to the pin control tree. I could have applied just the two first and then offered an immutable branch. But eh... too much work for too low risk. Better to just apply it and hope all works out. If it explodes I just back out and figure something like the above. Yours, Linus Walleij
On 07/08/2023 15:37, Linus Walleij wrote: > On Mon, Jul 24, 2023 at 8:02 AM Huqiang Qin <huqiang.qin@amlogic.com> wrote: > >> After adding this binding header file, you can intuitively find >> the interrupt number corresponding to each GPIO, and apply it >> in the format of IRQID_XXX where it needs to be used. > (...) > >> Huqiang Qin (3): >> dt-bindings: interrupt-controller: Add header file for Amlogic >> Meson-G12A SoCs >> pinctrl: Replace the IRQ number in the driver with the IRQID macro >> definition >> arm64: dts: Replace the IRQ number with the IRQID macro definition > > Neil wrote: >> What's the best way to apply this patchset ? > > I just applied all three to the pin control tree. > > I could have applied just the two first and then offered an > immutable branch. But eh... too much work for too low risk. > Better to just apply it and hope all works out. If it explodes > I just back out and figure something like the above. Perfect, thx :-) Neil > > Yours, > Linus Walleij