Message ID | 20230719102057.22329-1-minda.chen@starfivetech.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c923:0:b0:3e4:2afc:c1 with SMTP id j3csp2334371vqt; Wed, 19 Jul 2023 03:22:27 -0700 (PDT) X-Google-Smtp-Source: APBJJlET+YMCNmkKgEvmcib4zHS2LZWkr21r1autWG4Q7mrUO2A29sXSsLgjZ9vAR+cAGsmZv1n7 X-Received: by 2002:a05:6a20:72a7:b0:133:7ad8:71b5 with SMTP id o39-20020a056a2072a700b001337ad871b5mr2143874pzk.0.1689762146930; Wed, 19 Jul 2023 03:22:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689762146; cv=none; d=google.com; s=arc-20160816; b=AFELwn1qcBu5JKNEuTtdf45gfeRXtP4nZe4jRUmwPgDj0gGXRsO9xNqotqOMr+V1aX l1OsqNYa9Kf+m2SzXbXTjbuHEYpd0NdNH10nQPcjTF8L1A3L4j0JlLLZ0LFwY02xTQI6 8oAGAqAhErad0pkL35K31onC8Dsud5my3XINkHh/WF7n1/+N68k4VK+Q2bVmeflWY8o2 0NycTZ6AM6Xv1S+dgaFiMbaGuip36zHf1HFSFOxyqAY3/1PRf2CfILi0WxsJWRwiis9X 6U3yFvOR5CyGq1WWdN+hZqQ5o0OtsILcJLqyd+7fdxcL9AhycgF5eBMINYJ6rczg/kT3 JPbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=6ZchAX5GdkKiUd0ornCxGpv+XtmY2fTXJsiwpu4fHoo=; fh=d7kWbhDXUUwg3/pUZd6mzQXiPEgw5Ezg/At26C3Qzq0=; b=uGjxtto9g5fFm+bQrPm3OKfH1m9/P+7uRtbCzNCQYw7h2Ncb2zFtsslexrnwcL4OgM APNchX+7va9cMuvoouV0ZQm8LP6w0g/3dKAz7hJ0251c/gROiKhvR8IFEXxTKSYBIIzt 2DHrpkH90KEURzz2pvqRVem3nolziFth25x72a/KIKv/07tjJy0iaWs3zghxxFRW5olf aYnXlnCoxMhQQSX3uH1LaXUhCOt3Tgb+Jt7raMmrBf3/JG57RyKcIkgWBPBVNBpIBaKu APTOLHXxgeRy+m0dUWnE+Fhze9sGkJWQ7iKo+D8+k73F6pdM6v3EqkmIqBGiUGpU/TBl oPSg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u26-20020a65671a000000b0055c7d9d7d5bsi3166666pgf.535.2023.07.19.03.22.13; Wed, 19 Jul 2023 03:22:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230227AbjGSKVG (ORCPT <rfc822;assdfgzxcv4@gmail.com> + 99 others); Wed, 19 Jul 2023 06:21:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42938 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229891AbjGSKVE (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 19 Jul 2023 06:21:04 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CF64C1FC1; Wed, 19 Jul 2023 03:21:01 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 3AC1724DBBD; Wed, 19 Jul 2023 18:21:00 +0800 (CST) Received: from EXMBX171.cuchost.com (172.16.6.91) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 19 Jul 2023 18:21:00 +0800 Received: from ubuntu.localdomain (113.72.147.86) by EXMBX171.cuchost.com (172.16.6.91) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 19 Jul 2023 18:20:59 +0800 From: Minda Chen <minda.chen@starfivetech.com> To: Daire McNamara <daire.mcnamara@microchip.com>, Conor Dooley <conor@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Bjorn Helgaas <bhelgaas@google.com>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= <kw@linux.com>, Emil Renner Berthing <emil.renner.berthing@canonical.com> CC: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <linux-pci@vger.kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, Philipp Zabel <p.zabel@pengutronix.de>, Mason Huo <mason.huo@starfivetech.com>, Leyfoon Tan <leyfoon.tan@starfivetech.com>, Kevin Xie <kevin.xie@starfivetech.com>, Minda Chen <minda.chen@starfivetech.com> Subject: [PATCH v1 0/9] Refactoring Microchip PolarFire PCIe driver Date: Wed, 19 Jul 2023 18:20:48 +0800 Message-ID: <20230719102057.22329-1-minda.chen@starfivetech.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [113.72.147.86] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX171.cuchost.com (172.16.6.91) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771844033259825549 X-GMAIL-MSGID: 1771844033259825549 |
Series |
Refactoring Microchip PolarFire PCIe driver
|
|
Message
Minda Chen
July 19, 2023, 10:20 a.m. UTC
This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the same IP and have commit their codes, which are mixed with PLDA controller codes and Microchip platform codes. For re-use the PLDA controller codes, I request refactoring microchip codes, move PLDA common codes to PLDA files. Desigware and Cadence is good example for refactoring codes. So first step is extract the PLDA common codes from microchip, and refactoring the microchip codes.(patch1 - 4) Then add the PLDA platform codes. (patch5, 6) At last, add Starfive codes. (patch7 - 9) This patchset is base on v6.5-rc1 patch1 is add PLDA XpressRICH PCIe host common properties dt-binding docs, most are extracted from microchip,pcie-host.yaml patch2 is add plda,xpressrich-pcie-common.yaml(patch1 file) reference and remove the PLDA common properties. patch3 is extracting the PLDA common codes from microchip Polarfire PCIe codes. The change list in the commit message. patch4 is move microchip driver to PLDA directory and remove the PLDA common codes. patch5 is add PLDA Xpressrich platform driver dt-binding doc. patch6 is PLDA Xpressrich platform driver. patch7 is add StarFive JH7110 PCIe dt-binding doc. patch8 is add StarFive JH7110 Soc PCIe platform codes. patch9 is StarFive JH7110 device tree configuration. I have noticed that Daire have changed microchip's codes. https://patchwork.kernel.org/project/linux-pci/cover/20230630154859.2049521-1-daire.mcnamara@microchip.com/ I have changed patch3 and patch4 base on their commits. StarFive PCIe driver still can work. But their codes is under reviewed and maybe changing. Do not base on their changes first. I will base on their commit to change patch3 and patch4 as soon as their commits are accepted. List below is old patchset and is dropped, which is non-refractored version. https://patchwork.kernel.org/project/linux-pci/cover/20230406111142.74410-1-minda.chen@starfivetech.com/ Minda Chen (9): dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties dt-bindings: PCI: microchip: Remove the PLDA common properties PCI: PLDA: Get PLDA common codes from Microchip PolarFire host PCI: microchip: Move PCIe driver to PLDA directory dt-bindings: PLDA: Add PLDA XpressRICH PCIe host controller PCI: PLDA: Add host conroller platform driver dt-bindings: PCI: Add StarFive JH7110 PCIe controller PCI: PLDA: starfive: Add JH7110 PCIe controller riscv: dts: starfive: add PCIe dts configuration for JH7110 .../bindings/pci/microchip,pcie-host.yaml | 45 +- .../pci/plda,xpressrich-pcie-common.yaml | 72 ++ .../pci/plda,xpressrich-pcie-host.yaml | 66 ++ .../bindings/pci/starfive,jh7110-pcie.yaml | 138 ++++ MAINTAINERS | 19 +- .../jh7110-starfive-visionfive-2.dtsi | 44 ++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 88 +++ drivers/pci/controller/Kconfig | 9 +- drivers/pci/controller/Makefile | 2 +- drivers/pci/controller/plda/Kconfig | 35 + drivers/pci/controller/plda/Makefile | 5 + .../{ => plda}/pcie-microchip-host.c | 594 ++-------------- drivers/pci/controller/plda/pcie-plda-host.c | 665 ++++++++++++++++++ drivers/pci/controller/plda/pcie-plda-plat.c | 64 ++ drivers/pci/controller/plda/pcie-plda.h | 230 ++++++ drivers/pci/controller/plda/pcie-starfive.c | 415 +++++++++++ 16 files changed, 1885 insertions(+), 606 deletions(-) create mode 100644 Documentation/devicetree/bindings/pci/plda,xpressrich-pcie-common.yaml create mode 100644 Documentation/devicetree/bindings/pci/plda,xpressrich-pcie-host.yaml create mode 100644 Documentation/devicetree/bindings/pci/starfive,jh7110-pcie.yaml create mode 100644 drivers/pci/controller/plda/Kconfig create mode 100644 drivers/pci/controller/plda/Makefile rename drivers/pci/controller/{ => plda}/pcie-microchip-host.c (50%) create mode 100644 drivers/pci/controller/plda/pcie-plda-host.c create mode 100644 drivers/pci/controller/plda/pcie-plda-plat.c create mode 100644 drivers/pci/controller/plda/pcie-plda.h create mode 100644 drivers/pci/controller/plda/pcie-starfive.c base-commit: 06c2afb862f9da8dc5efa4b6076a0e48c3fbaaa5
Comments
On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: > This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. > dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties > JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the > same IP and have commit their codes, which are mixed with PLDA > controller codes and Microchip platform codes. I guess this actually adds TWO drivers: PCIE_PLDA_PLAT_HOST (claims "plda,xpressrich-pcie-host" devices) and PCIE_STARFIVE_HOST (claims "starfive,jh7110-pcie" devices), right? > For re-use the PLDA controller codes, I request refactoring microchip > codes, move PLDA common codes to PLDA files. > Desigware and Cadence is good example for refactoring codes. > > So first step is extract the PLDA common codes from microchip, and > refactoring the microchip codes.(patch1 - 4) > Then add the PLDA platform codes. (patch5, 6) > At last, add Starfive codes. (patch7 - 9) > > This patchset is base on v6.5-rc1 Doesn't quite apply cleanly for me: 10:10:15 ~/linux (main)$ git checkout -b wip/minda-starfive-v1 v6.5-rc1 Switched to a new branch 'wip/minda-starfive-v1' 10:10:33 ~/linux (wip/minda-starfive-v1)$ git am m/20230719_minda_chen_refactoring_microchip_polarfire_pcie_driver.mbx Applying: dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties Applying: dt-bindings: PCI: microchip: Remove the PLDA common properties Applying: PCI: PLDA: Get PLDA common codes from Microchip PolarFire host Applying: PCI: microchip: Move PCIe driver to PLDA directory Applying: dt-bindings: PLDA: Add PLDA XpressRICH PCIe host controller Applying: PCI: PLDA: Add host conroller platform driver Applying: dt-bindings: PCI: Add StarFive JH7110 PCIe controller Applying: PCI: PLDA: starfive: Add JH7110 PCIe controller Applying: riscv: dts: starfive: add PCIe dts configuration for JH7110 error: patch failed: arch/riscv/boot/dts/starfive/jh7110.dtsi:629 error: arch/riscv/boot/dts/starfive/jh7110.dtsi: patch does not apply Patch failed at 0009 riscv: dts: starfive: add PCIe dts configuration for JH7110 > dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties > dt-bindings: PCI: microchip: Remove the PLDA common properties > PCI: PLDA: Get PLDA common codes from Microchip PolarFire host > PCI: microchip: Move PCIe driver to PLDA directory > dt-bindings: PLDA: Add PLDA XpressRICH PCIe host controller > PCI: PLDA: Add host conroller platform driver "controller" > dt-bindings: PCI: Add StarFive JH7110 PCIe controller > PCI: PLDA: starfive: Add JH7110 PCIe controller > riscv: dts: starfive: add PCIe dts configuration for JH7110 Use "PCI: plda: " prefix for PLDA things that are shared across multiple drivers. Use "PCI: starfive: " prefix for starfive-specific things. This is the same as how drivers/pci/controller/dwc/* looks. Bjorn
Hey Minda, On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: > This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. > JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the > same IP and have commit their codes, which are mixed with PLDA > controller codes and Microchip platform codes. > > For re-use the PLDA controller codes, I request refactoring microchip > codes, move PLDA common codes to PLDA files. > Desigware and Cadence is good example for refactoring codes. > > So first step is extract the PLDA common codes from microchip, and > refactoring the microchip codes.(patch1 - 4) > Then add the PLDA platform codes. (patch5, 6) > At last, add Starfive codes. (patch7 - 9) Thanks for sending this, I'll try to have a look through it tomorrow, or if not, early next week. As pointed out off-list, the gist of what you have here looked good to myself and Daire. > This patchset is base on v6.5-rc1 > > patch1 is add PLDA XpressRICH PCIe host common properties dt-binding > docs, most are extracted from microchip,pcie-host.yaml > patch2 is add plda,xpressrich-pcie-common.yaml(patch1 file) reference > and remove the PLDA common properties. > patch3 is extracting the PLDA common codes from microchip Polarfire PCIe > codes. The change list in the commit message. > patch4 is move microchip driver to PLDA directory and remove the PLDA > common codes. > patch5 is add PLDA Xpressrich platform driver dt-binding doc. > patch6 is PLDA Xpressrich platform driver. > patch7 is add StarFive JH7110 PCIe dt-binding doc. > patch8 is add StarFive JH7110 Soc PCIe platform codes. > patch9 is StarFive JH7110 device tree configuration. > > I have noticed that Daire have changed microchip's codes. > https://patchwork.kernel.org/project/linux-pci/cover/20230630154859.2049521-1-daire.mcnamara@microchip.com/ I'll go and ping this, it's been a few weeks with no movement :) Thanks, Conor.
On 2023/7/19 23:26, Bjorn Helgaas wrote: > On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: >> This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. >> dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties >> JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the >> same IP and have commit their codes, which are mixed with PLDA >> controller codes and Microchip platform codes. > > I guess this actually adds TWO drivers: PCIE_PLDA_PLAT_HOST (claims > "plda,xpressrich-pcie-host" devices) and PCIE_STARFIVE_HOST (claims > "starfive,jh7110-pcie" devices), right? > Yes, plda,xpressrich-pcie-host is IP controller driver. Do it like designware/cadence/mobiveil, (pcie-(ip)-plat.c) But I can't test it. I don't whether need it. If it not required, I will delete it. >> For re-use the PLDA controller codes, I request refactoring microchip >> codes, move PLDA common codes to PLDA files. >> Desigware and Cadence is good example for refactoring codes. >> >> So first step is extract the PLDA common codes from microchip, and >> refactoring the microchip codes.(patch1 - 4) >> Then add the PLDA platform codes. (patch5, 6) >> At last, add Starfive codes. (patch7 - 9) >> >> This patchset is base on v6.5-rc1 > > Doesn't quite apply cleanly for me: > I am sorry, The driver need stg clk and syscon driver, which are have't be merge to main line. mainly dts is(patch9) rejected, Must apply this series patch first. (I forget add this link in cover letter) https://patchwork.kernel.org/project/linux-riscv/cover/20230712092007.31013-1-xingyu.wu@starfivetech.com/ and this syscon patch https://patchwork.kernel.org/project/linux-riscv/patch/20230717023040.78860-7-xingyu.wu@starfivetech.com/ > 10:10:15 ~/linux (main)$ git checkout -b wip/minda-starfive-v1 v6.5-rc1 > Switched to a new branch 'wip/minda-starfive-v1' > 10:10:33 ~/linux (wip/minda-starfive-v1)$ git am m/20230719_minda_chen_refactoring_microchip_polarfire_pcie_driver.mbx > Applying: dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties > Applying: dt-bindings: PCI: microchip: Remove the PLDA common properties > Applying: PCI: PLDA: Get PLDA common codes from Microchip PolarFire host > Applying: PCI: microchip: Move PCIe driver to PLDA directory > Applying: dt-bindings: PLDA: Add PLDA XpressRICH PCIe host controller > Applying: PCI: PLDA: Add host conroller platform driver > Applying: dt-bindings: PCI: Add StarFive JH7110 PCIe controller > Applying: PCI: PLDA: starfive: Add JH7110 PCIe controller > Applying: riscv: dts: starfive: add PCIe dts configuration for JH7110 > error: patch failed: arch/riscv/boot/dts/starfive/jh7110.dtsi:629 > error: arch/riscv/boot/dts/starfive/jh7110.dtsi: patch does not apply > Patch failed at 0009 riscv: dts: starfive: add PCIe dts configuration for JH7110 > >> dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties >> dt-bindings: PCI: microchip: Remove the PLDA common properties >> PCI: PLDA: Get PLDA common codes from Microchip PolarFire host >> PCI: microchip: Move PCIe driver to PLDA directory >> dt-bindings: PLDA: Add PLDA XpressRICH PCIe host controller >> PCI: PLDA: Add host conroller platform driver > > "controller" >ok >> dt-bindings: PCI: Add StarFive JH7110 PCIe controller >> PCI: PLDA: starfive: Add JH7110 PCIe controller >> riscv: dts: starfive: add PCIe dts configuration for JH7110 > > Use "PCI: plda: " prefix for PLDA things that are shared across > multiple drivers. > > Use "PCI: starfive: " prefix for starfive-specific things. > > This is the same as how drivers/pci/controller/dwc/* looks. > ok, thanks. > Bjorn
On Thu, Jul 20, 2023 at 10:15:51AM +0800, Minda Chen wrote: > On 2023/7/19 23:26, Bjorn Helgaas wrote: > > On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: > >> This patchset is base on v6.5-rc1 > > > > Doesn't quite apply cleanly for me: > > > I am sorry, The driver need stg clk and syscon driver, which are have't be merge to main line. > mainly dts is(patch9) rejected, Must apply this series patch first. (I forget add this link in cover letter) > https://patchwork.kernel.org/project/linux-riscv/cover/20230712092007.31013-1-xingyu.wu@starfivetech.com/ > and this syscon patch > https://patchwork.kernel.org/project/linux-riscv/patch/20230717023040.78860-7-xingyu.wu@starfivetech.com/ You could detach the dts patch from the series & send it independently once everything it depends on is in place. I'm going to pick up both of the patches you've linked for v6.6 in the next day or two.
On 2023/7/20 20:12, Conor Dooley wrote: > On Thu, Jul 20, 2023 at 10:15:51AM +0800, Minda Chen wrote: >> On 2023/7/19 23:26, Bjorn Helgaas wrote: >> > On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: > >> >> This patchset is base on v6.5-rc1 >> > >> > Doesn't quite apply cleanly for me: >> > >> I am sorry, The driver need stg clk and syscon driver, which are have't be merge to main line. >> mainly dts is(patch9) rejected, Must apply this series patch first. (I forget add this link in cover letter) >> https://patchwork.kernel.org/project/linux-riscv/cover/20230712092007.31013-1-xingyu.wu@starfivetech.com/ >> and this syscon patch >> https://patchwork.kernel.org/project/linux-riscv/patch/20230717023040.78860-7-xingyu.wu@starfivetech.com/ > > You could detach the dts patch from the series & send it independently once > everything it depends on is in place. I'm going to pick up both of the > patches you've linked for v6.6 in the next day or two. Thanks very much. Yes, I have considered remove the dts patch. But I think the maintainers also will review the dts file. So I add this....
On 2023/7/20 20:12, Conor Dooley wrote: > On Thu, Jul 20, 2023 at 10:15:51AM +0800, Minda Chen wrote: >> On 2023/7/19 23:26, Bjorn Helgaas wrote: >> > On Wed, Jul 19, 2023 at 06:20:48PM +0800, Minda Chen wrote: > >> >> This patchset is base on v6.5-rc1 >> > >> > Doesn't quite apply cleanly for me: >> > >> I am sorry, The driver need stg clk and syscon driver, which are have't be merge to main line. >> mainly dts is(patch9) rejected, Must apply this series patch first. (I forget add this link in cover letter) >> https://patchwork.kernel.org/project/linux-riscv/cover/20230712092007.31013-1-xingyu.wu@starfivetech.com/ >> and this syscon patch >> https://patchwork.kernel.org/project/linux-riscv/patch/20230717023040.78860-7-xingyu.wu@starfivetech.com/ > > You could detach the dts patch from the series & send it independently once > everything it depends on is in place. I'm going to pick up both of the > patches you've linked for v6.6 in the next day or two. Thanks very much. I have considered removing the dts patch. But I think Maintainers also review the dts patch. So I add this.....