From patchwork Wed Jul 19 09:25:42 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Qiu X-Patchwork-Id: 12262 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c923:0:b0:3e4:2afc:c1 with SMTP id j3csp2316288vqt; Wed, 19 Jul 2023 02:42:52 -0700 (PDT) X-Google-Smtp-Source: APBJJlEgpCziBpawdGxaOq7v47tx1nqGkacqFg+oxIjKjhLuTb7rl7uIBHlrNh0bWGtDGYXryqi8 X-Received: by 2002:a05:6808:1926:b0:3a4:3b56:68f0 with SMTP id bf38-20020a056808192600b003a43b5668f0mr6863856oib.41.1689759772127; Wed, 19 Jul 2023 02:42:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689759772; cv=none; d=google.com; s=arc-20160816; b=q0f90avYwiyFKUcNgjUcym+zjQBBRvl2bPEbJ6AkXaxpJG7gr1n4dclLdhqWlKLivl lnwFiheMk0gv0cqSrGHvEvWW7DxZ9qhWjeLT0o88FYBgefRf7zDGk4IO14p2eQJuxmSA ex8PzH919d99lanFK0zjjm0slztc32mlsJVnDQUB+TbXjLxmpoTPQx/elUi80zWKjoOZ jjMB0ZxT52qWiP/fcqp/5kZtKMBj+fTuiClF87bKP3aO9JoiCop+Igad+VGohkKz6oH/ MIQBh76L+4hMko3++2Feryk/W1zQ8PxUlseqJRp/iBePf9uX3Cw/LU1P9IYJ3IYUpK8R eMCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=KiTdRASgTWQkH1k65Al9BYZa64BlI0PUuV3MDeHWtDM=; fh=WCphHDjGHb2n6ExUxc8S0xlUZruKuzZWzdl57wRIMGI=; b=WWqkGfjyS/S6c8WP2lJhv49iJA6HAqgklL6ThEkOIt9ZjX8fGdsKMuLn+ssQkm834o ozeTv4cy+8VbRmdRdVSv8N/t29P3RrSpzOHuFTCHLWfY+e1TqMWi2VqgHQSa5y12ja7N z6oQ2U1ot6P0q+Yj27DpoSb+abQ+ogaTi59A+bkN3QPt6MtRwoamZ9Fqn/wW91MTMzpG DxYB/lEnYPH7Y8uMBK20h1a+atnv0bUzgFZb0idiKh6cIv3Eg88FJIPYAe+JLIqquOg+ TE9RDxLiCF1dcLhnpz0aSKEIAbr6oCYIxieHS/JlWWIvkN41sd7jerW47zxOLmVednEG l7hg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id fw1-20020a17090b128100b0025c1af5672fsi1089142pjb.112.2023.07.19.02.42.38; Wed, 19 Jul 2023 02:42:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231213AbjGSJ0O convert rfc822-to-8bit (ORCPT + 99 others); Wed, 19 Jul 2023 05:26:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37540 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231336AbjGSJ0I (ORCPT ); Wed, 19 Jul 2023 05:26:08 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 958221BFC; Wed, 19 Jul 2023 02:25:48 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id A320524E2C2; Wed, 19 Jul 2023 17:25:46 +0800 (CST) Received: from EXMBX068.cuchost.com (172.16.6.68) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 19 Jul 2023 17:25:46 +0800 Received: from williamqiu-virtual-machine.starfivetech.com (171.223.208.138) by EXMBX068.cuchost.com (172.16.6.68) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 19 Jul 2023 17:25:45 +0800 From: William Qiu To: , , , CC: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Ziv Xu , William Qiu Subject: [PATCH v5 0/3] Add initialization of clock for StarFive JH7110 SoC Date: Wed, 19 Jul 2023 17:25:42 +0800 Message-ID: <20230719092545.1961401-1-william.qiu@starfivetech.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Originating-IP: [171.223.208.138] X-ClientProxiedBy: EXCAS064.cuchost.com (172.16.6.24) To EXMBX068.cuchost.com (172.16.6.68) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771841542548578531 X-GMAIL-MSGID: 1771841542548578531 Hi, This patchset adds initial rudimentary support for the StarFive Quad SPI controller driver. And this driver will be used in StarFive's VisionFive 2 board. In 6.4, the QSPI_AHB and QSPI_APB clocks changed from the default ON state to the default OFF state, so these clocks need to be enabled in the driver.At the same time, dts patch is added to this series. Changes v4->v5: - Rebased to v6.5rc2. - Changed the way to initialization the clocks. - Changed the layout for the SPI flash. Changes v3->v4: - Added minItems for clocks. - Added clock names property. - Fixed formatting issues. Changes v2->v3: - Rebased to v6.4rc6. - Renamed the clock names. - Changed the variable definition type. Changes v1->v2: - Renamed the clock names. - Specified a different array of clocks. - Used clk_bulk_ APIs. The patch series is based on v6.5rc2. William Qiu (3): dt-bindings: qspi: cdns,qspi-nor: Add clocks for StarFive JH7110 SoC spi: cadence-quadspi: Add clock configuration for StarFive JH7110 QSPI riscv: dts: starfive: Add QSPI controller node for StarFive JH7110 SoC .../bindings/spi/cdns,qspi-nor.yaml | 12 +++- .../jh7110-starfive-visionfive-2.dtsi | 36 ++++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 19 ++++++ drivers/spi/spi-cadence-quadspi.c | 67 +++++++++++++++++++ 4 files changed, 133 insertions(+), 1 deletion(-) --- 2.34.1