From patchwork Mon Jul 17 02:30:33 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 12101 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c923:0:b0:3e4:2afc:c1 with SMTP id j3csp867330vqt; Sun, 16 Jul 2023 19:33:10 -0700 (PDT) X-Google-Smtp-Source: APBJJlG1hGkY3w/DYjGxInL4eRi/+Vf9jqlZ6QRzEYxCDVoz03B0SdiGf8KgRFhQpdS7+ZzhhXzZ X-Received: by 2002:a50:fc02:0:b0:51d:f813:fd28 with SMTP id i2-20020a50fc02000000b0051df813fd28mr10047787edr.35.1689561189947; Sun, 16 Jul 2023 19:33:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689561189; cv=none; d=google.com; s=arc-20160816; b=Lm6WN1d2T9iyOSB2VpiPhsP/VN0cjRS9ANQKql3Kus1nYzTh/8Uq24yLMYLsarta3y acvvYwfIMPLZhpkc/NX+y+vLdlKj5Z16WN8mQCgnbjb8C+aopqqxHWeXitHxsBS+HDxc YKAnkpzIEqX78HnlFwpw1bF8m8EZza3Bq+ar0chgDHPyp6F1H2m7YO9DwKZR4QhX55s8 i8EJk3Ik/c8gdcnItVLlLj1SZ4VpXnMx9w2Js9uy+jFx3bghLygTB6hP8O5y9qzYp4Gs cVJJB1AIXC44tH91VhcMfsb3XSLIdHEu26x2DLSVTB29rjNDlo5bjKiOVmwUIBGcDQq+ o6fg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=TcdsqXbhChsU2yJakOemiSgqmitkiTrdDASZqsw9yj4=; fh=L5BHRvtUZAZ8Rhz2I9jy0uMRl6XQRieQsKquOzHZx+Q=; b=b6GlTk97Cy64WMQu2vI1qz1bZc70TBeqIWmmJobg3Y1+NlOfLMQYLMr6vKod3lp0BV oFsUioX4/U5xJafmzs/8Tz+OYMVgk6tTANjDEEsZhnBRbMSpLRgLKT05iTRvviyoKNM2 KEl7WKKLERk7+ne72WglfwfsqX7wNhTT14aEFwibQgU2ZrFjJ2gKuJXVCD6eRJT/y1n9 /Ubs89rTFixntkksuDucEoP/4EEMQf6QSOmBF2r+QeeJeARtK1TH9JTVHd2jlp1ADX+W X7XY6rHNO1SLSyAW0ZVEXhGaUcE5UXL8u9QLHg7cGJHf08C56d+ouM49i352ApkkgxCS kiWg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ca17-20020aa7cd71000000b0051e472af82asi12608480edb.209.2023.07.16.19.32.45; Sun, 16 Jul 2023 19:33:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230128AbjGQCar convert rfc822-to-8bit (ORCPT + 99 others); Sun, 16 Jul 2023 22:30:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52094 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230282AbjGQCaq (ORCPT ); Sun, 16 Jul 2023 22:30:46 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 05E6012B; Sun, 16 Jul 2023 19:30:44 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 74F4424E2A5; Mon, 17 Jul 2023 10:30:42 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 17 Jul 2023 10:30:42 +0800 Received: from localhost.localdomain (113.72.147.86) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 17 Jul 2023 10:30:41 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , "Rob Herring" , Krzysztof Kozlowski , Philipp Zabel , Conor Dooley , Emil Renner Berthing CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , "William Qiu" , , Subject: [PATCH v7 0/7] Add PLL clocks driver and syscon for StarFive JH7110 SoC Date: Mon, 17 Jul 2023 10:30:33 +0800 Message-ID: <20230717023040.78860-1-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Originating-IP: [113.72.147.86] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771633314689510084 X-GMAIL-MSGID: 1771633314689510084 This patch serises are to add PLL clocks driver and providers by writing and reading syscon registers for the StarFive JH7110 RISC-V SoC. And add documentation and nodes to describe StarFive System Controller(syscon) Registers. This patch serises are based on Linux 6.4. PLLs are high speed, low jitter frequency synthesizers in JH7110. Each PLL clock works in integer mode or fraction mode by some dividers, and the dividers are set in several syscon registers. The formula for calculating frequency is: Fvco = Fref * (NI + NF) / M / Q1 The first patch adds docunmentation to describe PLL clock bindings, and the second patch adds documentation to decribe syscon registers. The patch 3 modifies the SYSCRG bindings and adds PLL clock inputs. The patch 4 adds driver to support PLL clocks for JH7110. The patch 5 modifies the system clock driver and can select the PLL clock source from PLL clocks driver. And the patch 6 adds the stg/sys/aon syscon nodes for JH7110 SoC. The last patch modifies the syscrg node in JH7110 dts file. Changes since v6: - Rebased on Linux 6.5-rc2. - Patch 1 added the 'the' in front of 'JH7110' and changed the PLL clock names from 'JH7110_CLK_PLL?_OUT' to 'JH7110_PLLCLK_PLL?_OUT' in the binding of PLL. - Patch 2 modified the value of 'reg' in example to fix the error. - Patch 4 and 7 changed the PLL clock names from 'JH7110_CLK_PLL?_OUT' to 'JH7110_PLLCLK_PLL?_OUT' in the driver and dts. - Patch 5 added clk_put() and a better way to detect if the pll references are specified in the device tree or not. v6: https://lore.kernel.org/all/20230704064610.292603-1-xingyu.wu@starfivetech.com/ Changes since v5: - Rebased on Linux 6.4. - Patch 1 fixed some grammatical mistake. - Patch 2 added the selection about properties from different syscon modules and madethe example completed. - Patch 3 dropped the 'optional' PLL clocks. v5: https://lore.kernel.org/all/20230613125852.211636-1-xingyu.wu@starfivetech.com/ Changes since v4: - Rebased on Linux 6.4-rc6. - Patch 2 dropped the example node about sys-syscon. - Patch 3 used PLL clocks as one of optional items in SYSCRG bindings. - Patch 4 used the patch instead about PLL clocks driver from Emil. - Patch 5 retained the fixed factor PLL clocks as the optional source about PLL clocks in SYSCRG clock driver. - Patch 6 added the child node clock-controller as the complete sys-syscon node and patch 7 dropped this part. v4: https://lore.kernel.org/all/20230512022036.97987-1-xingyu.wu@starfivetech.com/ Changes since v3: - Rebased on Linux 6.4-rc1. - Dropped the 'power-controller' property and used 'power-domain-cells' instead in syscon binding. - Used the data by of_device_id to get the syscon registers' configuration include offset, mask and shift. v3: https://lore.kernel.org/all/20230414024157.53203-1-xingyu.wu@starfivetech.com/ Changes since v2: - Rebased on latest JH7110 basic clock drivers. - Added the complete documentation to describe syscon register. - Added syscon node in JH7110 dts file. - Modified the clock rate selection to match the closest rate in PLL driver when setting rate. v2: https://lore.kernel.org/all/20230316030514.137427-1-xingyu.wu@starfivetech.com/ Changes since v1: - Changed PLL clock node to be child of syscon node in dts. - Modifed the definitions and names of function in PLL clock driver. - Added commit to update syscon and syscrg dt-bindings. v1: https://lore.kernel.org/all/20230221141147.303642-1-xingyu.wu@starfivetech.com/ William Qiu (2): dt-bindings: soc: starfive: Add StarFive syscon module riscv: dts: starfive: jh7110: Add syscon nodes Xingyu Wu (5): dt-bindings: clock: Add StarFive JH7110 PLL clock generator dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs clk: starfive: Add StarFive JH7110 PLL clock driver clk: starfive: jh7110-sys: Add PLL clocks source from DTS riscv: dts: starfive: jh7110: Add PLL clocks source in SYSCRG node .../bindings/clock/starfive,jh7110-pll.yaml | 46 ++ .../clock/starfive,jh7110-syscrg.yaml | 18 +- .../soc/starfive/starfive,jh7110-syscon.yaml | 93 ++++ MAINTAINERS | 13 + arch/riscv/boot/dts/starfive/jh7110.dtsi | 30 +- drivers/clk/starfive/Kconfig | 9 + drivers/clk/starfive/Makefile | 1 + .../clk/starfive/clk-starfive-jh7110-pll.c | 507 ++++++++++++++++++ .../clk/starfive/clk-starfive-jh7110-sys.c | 66 ++- .../dt-bindings/clock/starfive,jh7110-crg.h | 6 + 10 files changed, 763 insertions(+), 26 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml create mode 100644 Documentation/devicetree/bindings/soc/starfive/starfive,jh7110-syscon.yaml create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-pll.c