From patchwork Thu Jul 13 11:38:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 11987 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a6b2:0:b0:3e4:2afc:c1 with SMTP id c18csp1768049vqm; Thu, 13 Jul 2023 04:57:46 -0700 (PDT) X-Google-Smtp-Source: APBJJlGbD7aOKCjeFARfVrwbuZOFhn1w/cmjLDspncnoS0Hs5xdHAFGm3cofEptD7DwrRaIWsTVR X-Received: by 2002:a05:6402:b27:b0:51d:e495:626a with SMTP id bo7-20020a0564020b2700b0051de495626amr1438892edb.6.1689249465815; Thu, 13 Jul 2023 04:57:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689249465; cv=none; d=google.com; s=arc-20160816; b=YujTkNThzYIDGJxxgiAMVpkCzzr5vXgm5OZQOMs5rZvyqyFiYxmfXuMQkNTLQVXJu9 IzOlXKG8jxEn/0MTdoxfx83hybUt0uibTJrcZlcANr0IpkSXUwc6kCg7tuH+lT1AnKmw zykp3jnsdVEaC5U+oTAld3nEU0UQpoqgwHhDi2CDT6Z4S2ofGLfWU/NpG1/HNISvLF9Z ZOTDYmHL8bnewlssBJrhKoR3xvbTACzfx4q3rDXCApZ0Rw+Kl3s7uIG17o9nVxYojiwv dt76FNo83GN5h5UyL1EQMEHvaDFbZsCQMCagZ8afAWd2p+9HrkqviYSnn2z9rSbx8GtM bvqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=TcIMLOxuKC0ediVo7+Vycl54YUpUXw3tZu5D+uwV8+w=; fh=qwGfOW5uRLOnIplwCvjKbV2SRPI8kObUz3x28UYydk0=; b=ejQeFAO+TAOKIPHw0otwTXvlhyHEK8X5NLYw2cOKfzEnuWpQ7Z7wfFIJuY2EZmgUXA kaeV6ji9TLzCzBap8DnURaDxs7p0O/gAk1Foapxq5st25CpXC656p06H9lV0xWfFhZoj ZQW3NcxDCTgmh/0Fh1tjSGOW/bL2WApHv+VIKTjnyZaw3TkCTLqENaZlefoSEoiTbTGX LYOKntlMSISqkWDbm6xaIjrRJRAgc4YUMaSWRkASAbT5Sx5YjscMVRXyC0j8qr7Y74Wg rmbMLt8+Ptpx7fVuA4X5iLR24oqSybpsdP4tVlYH6Os+WmJspOnvrgz+3n7su3pnoI8d K92g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a10-20020aa7cf0a000000b0051dd58a8713si7091071edy.385.2023.07.13.04.57.21; Thu, 13 Jul 2023 04:57:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234373AbjGMLje convert rfc822-to-8bit (ORCPT + 99 others); Thu, 13 Jul 2023 07:39:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43734 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234318AbjGMLjN (ORCPT ); Thu, 13 Jul 2023 07:39:13 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E4F76268A; Thu, 13 Jul 2023 04:39:10 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id 28B5F831C; Thu, 13 Jul 2023 19:39:04 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 13 Jul 2023 19:39:04 +0800 Received: from localhost.localdomain (183.27.98.46) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 13 Jul 2023 19:39:03 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , "Philipp Zabel" , Conor Dooley , "Emil Renner Berthing" CC: Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , , Subject: [PATCH v8 0/9] Add STG/ISP/VOUT clock and reset drivers for StarFive JH7110 Date: Thu, 13 Jul 2023 19:38:53 +0800 Message-ID: <20230713113902.56519-1-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Originating-IP: [183.27.98.46] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771206953235707016 X-GMAIL-MSGID: 1771306447656183722 This patch serises are base on the basic JH7110 SYSCRG/AONCRG drivers and add new partial clock drivers and reset supports about System-Top-Group(STG), Image-Signal-Process(ISP) and Video-Output(VOUT) for the StarFive JH7110 RISC-V SoC. These clocks and resets could be used by DMA, VIN and Display modules. Patches 1 and 2 are about the System-Top-Group clock and reset generator(STGCRG) part. The first patch adds docunmentation to describe STG bindings, and the second patch adds clock driver to support STG clocks and resets as auxiliary device for JH7110. Patches 3 and 4 are about the Image-Signal-Process clock and reset gennerator(ISPCRG) part. The first patch adds docunmentation to describe ISP bindings, and the second patch adds clock driver to support ISP clocks and resets as auxiliary device for JH7110. And ISP clocks should power on and enable the SYSCRG clocks first before registering. Patches 5 and 6 are about the Video-Output clock and reset generator(VOUTCRG) part. The first patch adds docunmentation to describe VOUT bindings, and the second patch adds clock driver to support VOUT clocks and resets as auxiliary device for JH7110. And VOUT clocks also should power on and enable the SYSCRG clocks first before registering. Patch 7 adds struct members to support STG/ISP/VOUT resets. Patch 8 adds external clocks which ISP and VOUT clock driver need. Patch 9 adds device node about STGCRG, ISPCRG and VOUTCRG to JH7110 dts. Changes since v7: - Changed the name of top clocks' struct in header file. - Added the pm_ptr() and moved the '#endif' down below the jh7110_voutcrg_pm_ops with using RUNTIME_PM_OPS() instead of SET_RUNTIME_PM_OPS() in ISPCRG and VOUTCRG drivers. v7: https://lore.kernel.org/all/20230712092007.31013-1-xingyu.wu@starfivetech.com/ Changes since v6: - Rebased on the Linux 6.5-rc1. - Dropped the unnecessary selections in the Kconfig. - Dropped the patches about the PMU node and MAINTIANERS. - Add the reviews. v6: https://lore.kernel.org/all/20230518101234.143748-1-xingyu.wu@starfivetech.com/ Changes since v5: - Rebased on the Linux 6.4-rc2. - Modified the reset name about VOUTCRG to fix the error with CONFIG_FORTIFY_SOURCE=y - Added the patch about pmu node. v5: https://lore.kernel.org/all/20230424135409.6648-1-xingyu.wu@starfivetech.com/ Changes since v4: - Rebased on the lastest patches about fixing the basic clock and reset drivers. - Dropped the 'dev_set_drvdata()' in STG clock driver. - Modified the data with 'dev_set_drvdata()' in ISP/VOUT clock driver and move the struct about the data to JH7110 header file, which both ISP and VOUT clock drivers will use. v4: https://lore.kernel.org/all/20230411135558.44282-1-xingyu.wu@starfivetech.com/ Changes since v3: - Rebased on the lastest JH71X0 clock and reset driver of patchset[1] and modified the parameters of the register reset functions. - The patch 1 combined three commits on STG/ISP/VOUT resets into one. And Changed the auxiliary_device_id name from "clk_starfive_jh71x0.reset-*" to "clk_starfive_jh7110_sys.rst-*". - Added a maintainer in STARFIVE JH71X0 CLOCK DRIVERS. v3: https://lore.kernel.org/all/20230314124404.117592-1-xingyu.wu@starfivetech.com/ Changes since v2: Patch 1: - Dropped the modification of maintainers. - Modified clock and reset names in the dt-bindings header files. Patch 3: - Added 'Emil Renner Berthing' as the author. - Used 'default m' in Kconfig file. - Changed the flags of 'CLK_IGNORE_UNUSED' to 0 or 'CLK_IS_CRITICAL'. Patch 4: - Dropped the 'reset-names' property. - Shortened the clock and reset names in the dt-bindings header files. Pacth 6: - Used 'default m' in Kconfig file. - Changed the flags of 'CLK_IGNORE_UNUSED' to 0. - Set reset_control struct to a local variable because it just is used one time in probe. Pacth 7: - Dropped the 'reset-names' property. Patch 9: - Used 'default m' in Kconfig file. - Set reset_control struct to a local variable because it just is used one time in probe. Patch 10: - Changed the order of externel clock in alphanumerical order. Patch 11: - Dropped the 'reset-names' property in ispcrg and voutcrg node. v2: https://lore.kernel.org/all/20230221083323.302471-1-xingyu.wu@starfivetech.com/ Changes since v1: - Modified the binding and dropped the indentation. - Removed the useless header files in the drivers. - Used an array lookup instead of a pile of conditions about parent clocks' name. - Added clocks operation on driver remove. v1: https://lore.kernel.org/all/20230120024445.244345-1-xingyu.wu@starfivetech.com/ Emil Renner Berthing (1): clk: starfive: Add StarFive JH7110 System-Top-Group clock driver Xingyu Wu (8): dt-bindings: clock: Add StarFive JH7110 System-Top-Group clock and reset generator dt-bindings: clock: Add StarFive JH7110 Image-Signal-Process clock and reset generator clk: starfive: Add StarFive JH7110 Image-Signal-Process clock driver dt-bindings: clock: Add StarFive JH7110 Video-Output clock and reset generator clk: starfive: Add StarFive JH7110 Video-Output clock driver reset: starfive: jh7110: Add StarFive STG/ISP/VOUT resets support riscv: dts: starfive: jh7110: Add DVP and HDMI TX pixel external clocks riscv: dts: starfive: jh7110: Add STGCRG/ISPCRG/VOUTCRG nodes .../clock/starfive,jh7110-ispcrg.yaml | 87 +++++++ .../clock/starfive,jh7110-stgcrg.yaml | 82 ++++++ .../clock/starfive,jh7110-voutcrg.yaml | 90 +++++++ .../jh7110-starfive-visionfive-2.dtsi | 8 + arch/riscv/boot/dts/starfive/jh7110.dtsi | 67 +++++ drivers/clk/starfive/Kconfig | 24 ++ drivers/clk/starfive/Makefile | 3 + .../clk/starfive/clk-starfive-jh7110-isp.c | 232 +++++++++++++++++ .../clk/starfive/clk-starfive-jh7110-stg.c | 173 +++++++++++++ .../clk/starfive/clk-starfive-jh7110-vout.c | 239 ++++++++++++++++++ drivers/clk/starfive/clk-starfive-jh7110.h | 6 + .../reset/starfive/reset-starfive-jh7110.c | 30 +++ .../dt-bindings/clock/starfive,jh7110-crg.h | 74 ++++++ .../dt-bindings/reset/starfive,jh7110-crg.h | 60 +++++ 14 files changed, 1175 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-ispcrg.yaml create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-stgcrg.yaml create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-isp.c create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-stg.c create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-vout.c