From patchwork Tue Jul 4 09:04:50 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Qiu X-Patchwork-Id: 11585 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp1085066vqx; Tue, 4 Jul 2023 02:25:48 -0700 (PDT) X-Google-Smtp-Source: APBJJlHv1lGSPt+Izur+u7cjlsvILMv91JbKb6xg3AJSaCoxKyAiicC1SdL61ehY7Jvqx6eYJFEV X-Received: by 2002:a17:90a:305:b0:262:ffd2:ced with SMTP id 5-20020a17090a030500b00262ffd20cedmr9627226pje.0.1688462747753; Tue, 04 Jul 2023 02:25:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688462747; cv=none; d=google.com; s=arc-20160816; b=QLHHmjWrsXBYhRQtr1iyv7QbNiewCoxgi8Ky6UjpdjWnyyVqlPuxJ2PArcsyRwLBok yrVfQ8oRKJMq9PyQLuz/E+pO50EFAm335Gnh3yvWl76ZI8IaHkRbkp8cVDr56fptFfdc nxFu8Ob7aHA6sB0JQTobkeT61kj3AG+SnGlwKVefH8kyB69crTw3gj3fF4hElnktmp9o 1tFuY1yppItob+2dCEIGOUW4/DYwmsKYG2DUEOX8WpWWqG9KUaJjgc4sY8efyl8X4nkk SViLhoN4jpqy/pPCGu3JGgYkJUxiQJ3M9x1KY2ncgUi4GUdyge+/jLbCUZi2NyNUESQ9 jmSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=Xku38EvgYrJOYPuvbcDi+ms3NdA0mJV/JI7KzNHgo6w=; fh=9L4c8Y3Ztj8IJEHul2Oxap4WQbV4N6M3aZnulda9XVo=; b=rqAbj64c12qVLFZHDd4+5yYVlshKBHjupVF9L1/dzfSQbC/EGZRvtGz6bU/hpyP8FK nerWpN8TCpQ0c4h6Heg7sYj2L29LGP2a3HYkiPiiCHa1tzPgg/4w1pxK2h2VFfSGQaxi gtfyJMV3qUI8UzWRDWKT0XAP6Y29hxLe5cJFZfQTmuOm4Av87AtpdLufsRL9WqAepnIQ VECUAEDckqc48gDBZPehRKJhh65nib1oBRBrn5e32SbmwGZHNVdW2WO+QkSpILXyQtTq Zl7y5LQUbUqbWWMA0Adn8fUijPXZvnCikUORVDJE5Wp+Pvd7SH1HyX42U9QOSJABucgR lxgw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l18-20020a17090a409200b0023def94be5esi19980954pjg.20.2023.07.04.02.25.35; Tue, 04 Jul 2023 02:25:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229895AbjGDJFL convert rfc822-to-8bit (ORCPT + 99 others); Tue, 4 Jul 2023 05:05:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37636 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231819AbjGDJFG (ORCPT ); Tue, 4 Jul 2023 05:05:06 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2EFD4E47; Tue, 4 Jul 2023 02:04:57 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id EFE328269; Tue, 4 Jul 2023 17:04:54 +0800 (CST) Received: from EXMBX068.cuchost.com (172.16.6.68) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 17:04:55 +0800 Received: from williamqiu-virtual-machine.starfivetech.com (171.223.208.138) by EXMBX068.cuchost.com (172.16.6.68) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 17:04:54 +0800 From: William Qiu To: , , , CC: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Ziv Xu , William Qiu Subject: [PATCH v4 0/3] Add initialization of clock for StarFive JH7110 SoC Date: Tue, 4 Jul 2023 17:04:50 +0800 Message-ID: <20230704090453.83980-1-william.qiu@starfivetech.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Originating-IP: [171.223.208.138] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX068.cuchost.com (172.16.6.68) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770481514367449545?= X-GMAIL-MSGID: =?utf-8?q?1770481514367449545?= Hi, This patchset adds initial rudimentary support for the StarFive Quad SPI controller driver. And this driver will be used in StarFive's VisionFive 2 board. In 6.4, the QSPI_AHB and QSPI_APB clocks changed from the default ON state to the default OFF state, so these clocks need to be enabled in the driver.At the same time, dts patch is added to this series. Changes v3->v4: - Added minItems for clocks. - Added clock names property. - Fixed formatting issues. Changes v2->v3: - Rebaed to v6.4rc6. - Renamed the clock names. - Changed the variable definition type. Changes v1->v2: - Renamed the clock names. - Specified a different array of clocks. - Used clk_bulk_ APIs. The patch series is based on v6.4rc6. William Qiu (3): dt-bindings: qspi: cdns,qspi-nor: Add clocks for StarFive JH7110 SoC spi: cadence-quadspi: Add clock configuration for StarFive JH7110 QSPI riscv: dts: starfive: Add QSPI controller node for StarFive JH7110 SoC .../bindings/spi/cdns,qspi-nor.yaml | 12 ++++++- .../jh7110-starfive-visionfive-2.dtsi | 32 +++++++++++++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 18 +++++++++++ drivers/spi/spi-cadence-quadspi.c | 20 ++++++++++++ 4 files changed, 81 insertions(+), 1 deletion(-) --- 2.34.1