From patchwork Tue Jul 4 06:46:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 11580 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp1023841vqx; Tue, 4 Jul 2023 00:02:14 -0700 (PDT) X-Google-Smtp-Source: APBJJlHqG/tCrj6c3sjoIWGhdQpMlSIntkN1nOQga/C/E25d5Q1MY6xYegeVvhStn9rvC1NI+d9u X-Received: by 2002:aa7:8887:0:b0:67e:6d0d:fcf4 with SMTP id z7-20020aa78887000000b0067e6d0dfcf4mr13468590pfe.13.1688454134342; Tue, 04 Jul 2023 00:02:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688454134; cv=none; d=google.com; s=arc-20160816; b=aiWReh4t2BJGMH0I2fhH/OyQXaGfAuu9VgHpDorheLsle+F3+xOzJlF2GMjoM9Dl+A LVcXD2xCINxwS7g5gFELqD8VG71j++NOeFl7T7QEWiUDSPZLvqNau8d+ir4XYsvnbWMk VBXX87RsjxEC2jtufRvduWq010LG8QK24ar5gafJ3W3Jhkqo9dg/ViQv/6hcf+pHmtDW 4enqr1LgwBqHEq/4wW9NDPWoeM+Jx9kUTb39OjeFCgQKclh9hR8WZWiNh5VyERs7bdvw hkz32ARR7K+/k+Kh+8zwctqhcfSiGETPFH42nT13efcqBvL3V6Kv+SClOo9QWFEz4p+O VdCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=fCyApEh0RRIWyp3Eny00DIsuJCh48SD9WdoaGdXue1s=; fh=bO0lyCpGdMRsyk4A5AR7qGoLpbBaIJeTbIlSNG9VSf0=; b=fJ2uw1b7uG7+QJ5imHQ5btfOVNsffPfgE1uIxa2MWET48O+FDr9PjGq6XHVX9mpd4J BSLRdZJOt1gnS6n05e5muur9Yq/lQGgbwreLD4UHU2VPhbwWFmf6jweXUQqmEoy5i9VH 1EcXExGJQn1199rPVYxGv4cW2bvpAqAoSQI1nbrhV0bB3AlDiwZwpeXZdDgWhOR2TTyY V7w+ETS1OC2h5RvKm/Fr5z26V0TYaDu5BknB/xy2xdNKcCzy683pPazOHGmdONLxzPut WSp3+JHTibbsNFTa1Sz0UJl27wj9kgmywwGa9j192oGxL3VjTNIsOJRrkJtG5bajzJtc OzLg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 190-20020a6300c7000000b0051374678f95si19122767pga.808.2023.07.04.00.01.59; Tue, 04 Jul 2023 00:02:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231513AbjGDGuJ convert rfc822-to-8bit (ORCPT + 99 others); Tue, 4 Jul 2023 02:50:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59676 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230256AbjGDGtb (ORCPT ); Tue, 4 Jul 2023 02:49:31 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 55C2CE6B; Mon, 3 Jul 2023 23:49:22 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id B548424E217; Tue, 4 Jul 2023 14:49:15 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 14:49:15 +0800 Received: from localhost.localdomain (113.72.144.31) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 14:49:14 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , "Rob Herring" , Krzysztof Kozlowski , Philipp Zabel , Conor Dooley , Emil Renner Berthing CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , "William Qiu" , , Subject: [RESEND PATCH v6 0/7] Add PLL clocks driver and syscon for StarFive JH7110 SoC Date: Tue, 4 Jul 2023 14:46:03 +0800 Message-ID: <20230704064610.292603-1-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Originating-IP: [113.72.144.31] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770453941899361658?= X-GMAIL-MSGID: =?utf-8?q?1770472482326802093?= [Resending because it has a error about examples in syscon bingdings and has to be fixed.] This patch serises are to add PLL clocks driver and providers by writing and reading syscon registers for the StarFive JH7110 RISC-V SoC. And add documentation and nodes to describe StarFive System Controller(syscon) Registers. This patch serises are based on Linux 6.4. PLLs are high speed, low jitter frequency synthesizers in JH7110. Each PLL clock works in integer mode or fraction mode by some dividers, and the dividers are set in several syscon registers. The formula for calculating frequency is: Fvco = Fref * (NI + NF) / M / Q1 The first patch adds docunmentation to describe PLL clock bindings, and the second patch adds documentation to decribe syscon registers. The patch 3 modifies the SYSCRG dibindings and adds PLL clock inputs. The patch 4 adds driver to support PLL clocks for JH7110. The patch 5 modifies the system clock driver and can select the PLL clock source from PLL clocks driver. And the patch 6 adds the stg/sys/aon syscon nodes for JH7110 SoC. The last patch modifies the syscrg node in JH7110 dts file. Changes since v5: - Rebased on Linux 6.4. - Patch 1 fixed some grammatical mistake. - Patch 2 added the selection about properties from different syscon modules and madethe example completed. - Patch 3 dropped the 'optional' PLL clocks. v5: https://lore.kernel.org/all/20230613125852.211636-1-xingyu.wu@starfivetech.com/ Changes since v4: - Rebased on Linux 6.4-rc6. - Patch 2 dropped the example node about sys-syscon. - Patch 3 used PLL clocks as one of optional items in SYSCRG bindings. - Patch 4 used the patch instead about PLL clocks driver from Emil. - Patch 5 retained the fixed factor PLL clocks as the optional source about PLL clocks in SYSCRG clock driver. - Patch 6 added the child node clock-controller as the complete sys-syscon node and patch 7 dropped this part. v4: https://lore.kernel.org/all/20230512022036.97987-1-xingyu.wu@starfivetech.com/ Changes since v3: - Rebased on Linux 6.4-rc1. - Dropped the 'power-controller' property and used 'power-domain-cells' instead in syscon binding. - Used the data by of_device_id to get the syscon registers' configuration include offset, mask and shift. v3: https://lore.kernel.org/all/20230414024157.53203-1-xingyu.wu@starfivetech.com/ Changes since v2: - Rebased on latest JH7110 basic clock drivers. - Added the complete documentation to describe syscon register. - Added syscon node in JH7110 dts file. - Modified the clock rate selection to match the closest rate in PLL driver when setting rate. v2: https://lore.kernel.org/all/20230316030514.137427-1-xingyu.wu@starfivetech.com/ Changes since v1: - Changed PLL clock node to be child of syscon node in dts. - Modifed the definitions and names of function in PLL clock driver. - Added commit to update syscon and syscrg dt-bindings. v1: https://lore.kernel.org/all/20230221141147.303642-1-xingyu.wu@starfivetech.com/ William Qiu (2): dt-bindings: soc: starfive: Add StarFive syscon module riscv: dts: starfive: jh7110: Add syscon nodes Xingyu Wu (5): dt-bindings: clock: Add StarFive JH7110 PLL clock generator dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs clk: starfive: Add StarFive JH7110 PLL clock driver clk: starfive: jh7110-sys: Add PLL clocks source from DTS riscv: dts: starfive: jh7110: Add PLL clocks source in SYSCRG node .../bindings/clock/starfive,jh7110-pll.yaml | 46 ++ .../clock/starfive,jh7110-syscrg.yaml | 18 +- .../soc/starfive/starfive,jh7110-syscon.yaml | 93 ++++ MAINTAINERS | 13 + arch/riscv/boot/dts/starfive/jh7110.dtsi | 30 +- drivers/clk/starfive/Kconfig | 9 + drivers/clk/starfive/Makefile | 1 + .../clk/starfive/clk-starfive-jh7110-pll.c | 507 ++++++++++++++++++ .../clk/starfive/clk-starfive-jh7110-sys.c | 45 +- .../dt-bindings/clock/starfive,jh7110-crg.h | 6 + 10 files changed, 746 insertions(+), 22 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml create mode 100644 Documentation/devicetree/bindings/soc/starfive/starfive,jh7110-syscon.yaml create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-pll.c