Message ID | 20230614065949.146187-1-anshuman.khandual@arm.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1053396vqr; Wed, 14 Jun 2023 00:16:12 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6fLm1JvrnZjnVGt3UCk/b+9NV7zhQoFJIBwT1HNMeSSXkOl5ek5eSgZQpzvWBak4VWu7cJ X-Received: by 2002:a17:907:1b1c:b0:966:5730:c3fe with SMTP id mp28-20020a1709071b1c00b009665730c3femr14785079ejc.52.1686726972352; Wed, 14 Jun 2023 00:16:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686726972; cv=none; d=google.com; s=arc-20160816; b=gXnNorIphhzVePyAFPosezPU5AW7z7VRheUbGhyqOtlBkIIll6WzkGVLGE0aguwb46 qLg5U52dfciZICkZuUSCWu3xkSuxvPT0cll4mVpc1K+T36tIFFEHLyCrFwURlaBLqT/j 7g7tkQFqDGcidjJCZsyZiZhpN4PwOrvOUsXOVyxBwenzWi4it1ag6PSjjhYgeomTU9I4 LTmfj8dG03vnJTCXrnl2ZYUJBYpn/tgiXuWpRfDVRNW7N/Ld2iHaNiwxey/4nJ/cfYZf f+/TOaQfGBXmlpZKRsAIDK0zeicOBoP/Kaqa14bLTNRifOC8EGKbe+3O2/ss9ISZF/7q +hOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=elIeCsQQbz9ZEVfFPiw2BjdaBw4NHeRpGtPV0o0kNbc=; b=fMtbtmE12Zj+JSUxUMkq3stQrBPT+T9HriWrlj2PRz6X7gSLNDcLblgoPQtUiFXGur OMGEvX3JZSF1eJUp07PQgDJSMZuKKKBoW8PZcp4yyrx/Ztk63bg0m1cAbNGOLtcznimg 7GOuqOP3pEXZFb54hxE0WkGYqrj0d3Q/FnAFVxuD5rSa7yu3vO3FdxQE5iGsZx6MjiyJ pOjXnam7qQv9MluFm2qqpGqhGLVhLb4GeaR8TZvpBSNJmxn7ER4h7KVHcC7OyINRDzsp qgLl7IUv1MtKBmcGkgbdFH3Jc4EXYTP+b9KpJm6+Ptf4rRFo7ud+g1co/zBKtcYYMPzj wF7w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id zm10-20020a170906994a00b009745adb3c21si7531885ejb.428.2023.06.14.00.15.47; Wed, 14 Jun 2023 00:16:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238164AbjFNHAM (ORCPT <rfc822;jesperjuhl76@gmail.com> + 99 others); Wed, 14 Jun 2023 03:00:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56618 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237570AbjFNHAK (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 14 Jun 2023 03:00:10 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 2B0F71984 for <linux-kernel@vger.kernel.org>; Wed, 14 Jun 2023 00:00:09 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 3A5761FB; Wed, 14 Jun 2023 00:00:53 -0700 (PDT) Received: from a077893.arm.com (unknown [10.163.46.15]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 9D5F23F663; Wed, 14 Jun 2023 00:00:04 -0700 (PDT) From: Anshuman Khandual <anshuman.khandual@arm.com> To: linux-arm-kernel@lists.infradead.org, broonie@kernel.org Cc: Anshuman Khandual <anshuman.khandual@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>, Rob Herring <robh@kernel.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, James Morse <james.morse@arm.com>, kvmarm@lists.linux.dev, coresight@lists.linaro.org, linux-kernel@vger.kernel.org Subject: [PATCH V3 00/14] arm64/sysreg: Convert TRBE registers to automatic generation Date: Wed, 14 Jun 2023 12:29:35 +0530 Message-Id: <20230614065949.146187-1-anshuman.khandual@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768661421442479125?= X-GMAIL-MSGID: =?utf-8?q?1768661421442479125?= |
Series |
arm64/sysreg: Convert TRBE registers to automatic generation
|
|
Message
Anshuman Khandual
June 14, 2023, 6:59 a.m. UTC
This series converts TRBE registers to automatic generation, after renaming their fields as per the auto-gen tools format. Although the following field still renames in arch/arm64/include/asm/sysreg.h, as it cannot be converted (shares bits with other fields) in the tools format. #define TRBSR_EL1_BSC_MASK GENMASK(5, 0) #define TRBSR_EL1_BSC_SHIFT 0 This series applies on v6.4-rc6. Changes in V3: - Defined enum for both PAS and SH fields in TRBMAR_EL1 - Defined enum for EA field in TRBIDR_EL1 Changes in V2: https://lore.kernel.org/all/20230602062552.565992-1-anshuman.khandual@arm.com/ - Renamed each individual TRBE register fields as per auto-gen tools - Converted each individual TRBE registers as per auto-gen tools - Added new register fields as per DDI0601 2023-03 Changes in V1: https://lore.kernel.org/all/20230531055524.16562-1-anshuman.khandual@arm.com/ Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Will Deacon <will@kernel.org> Cc: Marc Zyngier <maz@kernel.org> Cc: Mark Brown <broonie@kernel.org> Cc: Rob Herring <robh@kernel.org> Cc: Suzuki K Poulose <suzuki.poulose@arm.com> Cc: James Morse <james.morse@arm.com> Cc: kvmarm@lists.linux.dev Cc: coresight@lists.linaro.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Anshuman Khandual (14): arm64/sysreg: Rename TRBLIMITR_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBPTR_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBBASER_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBSR_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBMAR_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBTRG_EL1 fields per auto-gen tools format arm64/sysreg: Rename TRBIDR_EL1 fields per auto-gen tools format arm64/sysreg: Convert TRBLIMITR_EL1 register to automatic generation arm64/sysreg: Convert TRBPTR_EL1 register to automatic generation arm64/sysreg: Convert TRBBASER_EL1 register to automatic generation arm64/sysreg: Convert TRBSR_EL1 register to automatic generation arm64/sysreg: Convert TRBMAR_EL1 register to automatic generation arm64/sysreg: Convert TRBTRG_EL1 register to automatic generation arm64/sysreg: Convert TRBIDR_EL1 register to automatic generation arch/arm64/include/asm/el2_setup.h | 2 +- arch/arm64/include/asm/sysreg.h | 50 +------------ arch/arm64/kvm/debug.c | 2 +- arch/arm64/kvm/hyp/nvhe/debug-sr.c | 2 +- arch/arm64/tools/sysreg | 77 ++++++++++++++++++++ drivers/hwtracing/coresight/coresight-trbe.c | 33 +++++---- drivers/hwtracing/coresight/coresight-trbe.h | 38 ++++------ 7 files changed, 114 insertions(+), 90 deletions(-)
Comments
On 14/06/2023 07:59, Anshuman Khandual wrote: > This series converts TRBE registers to automatic generation, after renaming > their fields as per the auto-gen tools format. Although the following field > still renames in arch/arm64/include/asm/sysreg.h, as it cannot be converted > (shares bits with other fields) in the tools format. > > #define TRBSR_EL1_BSC_MASK GENMASK(5, 0) > #define TRBSR_EL1_BSC_SHIFT 0 > > This series applies on v6.4-rc6. > > Changes in V3: > > - Defined enum for both PAS and SH fields in TRBMAR_EL1 > - Defined enum for EA field in TRBIDR_EL1 > > Changes in V2: > > https://lore.kernel.org/all/20230602062552.565992-1-anshuman.khandual@arm.com/ > > - Renamed each individual TRBE register fields as per auto-gen tools > - Converted each individual TRBE registers as per auto-gen tools > - Added new register fields as per DDI0601 2023-03 > > Changes in V1: > > https://lore.kernel.org/all/20230531055524.16562-1-anshuman.khandual@arm.com/ > > Cc: Catalin Marinas <catalin.marinas@arm.com> > Cc: Will Deacon <will@kernel.org> > Cc: Marc Zyngier <maz@kernel.org> > Cc: Mark Brown <broonie@kernel.org> > Cc: Rob Herring <robh@kernel.org> > Cc: Suzuki K Poulose <suzuki.poulose@arm.com> > Cc: James Morse <james.morse@arm.com> > Cc: kvmarm@lists.linux.dev > Cc: coresight@lists.linaro.org > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > > Anshuman Khandual (14): > arm64/sysreg: Rename TRBLIMITR_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBPTR_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBBASER_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBSR_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBMAR_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBTRG_EL1 fields per auto-gen tools format > arm64/sysreg: Rename TRBIDR_EL1 fields per auto-gen tools format > arm64/sysreg: Convert TRBLIMITR_EL1 register to automatic generation > arm64/sysreg: Convert TRBPTR_EL1 register to automatic generation > arm64/sysreg: Convert TRBBASER_EL1 register to automatic generation > arm64/sysreg: Convert TRBSR_EL1 register to automatic generation > arm64/sysreg: Convert TRBMAR_EL1 register to automatic generation > arm64/sysreg: Convert TRBTRG_EL1 register to automatic generation > arm64/sysreg: Convert TRBIDR_EL1 register to automatic generation > > arch/arm64/include/asm/el2_setup.h | 2 +- > arch/arm64/include/asm/sysreg.h | 50 +------------ > arch/arm64/kvm/debug.c | 2 +- > arch/arm64/kvm/hyp/nvhe/debug-sr.c | 2 +- > arch/arm64/tools/sysreg | 77 ++++++++++++++++++++ > drivers/hwtracing/coresight/coresight-trbe.c | 33 +++++---- > drivers/hwtracing/coresight/coresight-trbe.h | 38 ++++------ > 7 files changed, 114 insertions(+), 90 deletions(-) > For the coresight-trbe.* bits: Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
On Wed, 14 Jun 2023 12:29:35 +0530, Anshuman Khandual wrote: > This series converts TRBE registers to automatic generation, after renaming > their fields as per the auto-gen tools format. Although the following field > still renames in arch/arm64/include/asm/sysreg.h, as it cannot be converted > (shares bits with other fields) in the tools format. > > #define TRBSR_EL1_BSC_MASK GENMASK(5, 0) > #define TRBSR_EL1_BSC_SHIFT 0 > > [...] Applied to arm64 (for-next/sysreg), thanks! [01/14] arm64/sysreg: Rename TRBLIMITR_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/92b1efcd9d9d [02/14] arm64/sysreg: Rename TRBPTR_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/e01e1737e348 [03/14] arm64/sysreg: Rename TRBBASER_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/90cdde836c43 [04/14] arm64/sysreg: Rename TRBSR_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/7bb948826610 [05/14] arm64/sysreg: Rename TRBMAR_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/b7c3a6eb4d2b [06/14] arm64/sysreg: Rename TRBTRG_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/dae169fd63f3 [07/14] arm64/sysreg: Rename TRBIDR_EL1 fields per auto-gen tools format https://git.kernel.org/arm64/c/f170aa51e6c5 [08/14] arm64/sysreg: Convert TRBLIMITR_EL1 register to automatic generation https://git.kernel.org/arm64/c/eee64165a54e [09/14] arm64/sysreg: Convert TRBPTR_EL1 register to automatic generation https://git.kernel.org/arm64/c/6669697733ca [10/14] arm64/sysreg: Convert TRBBASER_EL1 register to automatic generation https://git.kernel.org/arm64/c/cbaf0cf005f0 [11/14] arm64/sysreg: Convert TRBSR_EL1 register to automatic generation https://git.kernel.org/arm64/c/46f3a5b01fd7 [12/14] arm64/sysreg: Convert TRBMAR_EL1 register to automatic generation https://git.kernel.org/arm64/c/3077b1db9d57 [13/14] arm64/sysreg: Convert TRBTRG_EL1 register to automatic generation https://git.kernel.org/arm64/c/a56035c95ec6 [14/14] arm64/sysreg: Convert TRBIDR_EL1 register to automatic generation https://git.kernel.org/arm64/c/f0d4627f6459