Message ID | 20230609115058.9059-1-quic_jkona@quicinc.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp895258vqr; Fri, 9 Jun 2023 05:07:02 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7q5KHzwiBxIK7NGIiThQMka+lUwzJ58TjKTvsCokzKtS8HVNUL5RL3Pqvu//IhungoPX7E X-Received: by 2002:a05:6a21:6204:b0:10f:1d52:93c2 with SMTP id wm4-20020a056a21620400b0010f1d5293c2mr648389pzb.28.1686312421859; Fri, 09 Jun 2023 05:07:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686312421; cv=none; d=google.com; s=arc-20160816; b=JNx/4jPUc+YMS24F3WhpnesP9/3wWD20SVQnqm8rJUZkGImAmCg++X9+mB2luzUgZ5 lnwxP0lfdiExuWVkjP1BesOMPDRVfjc7wpc6tuh+NJF8MNO56VHa5M8VBQ5CNGxYxbcq oUb2oyq8jqjHWwS3lZLvpHv7eebrd6yaqteHNPbcZjEbb7Js6o/FaeJNxrddiML+kv4I MCkDlDhKMjAzsEdKPIaHd3aR1lxS6vvUi/OIJBAjaCHfNGqdA+B1xpsUz43mTkcuNvvv NbVyK9+QeiypPjJd/5/oKGqjQFY0RoH5dyBipX/Jko/T4aEHWACfvD6q3PshzJ4pfOyB 13Qg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=6cgGnHRKv+6/MYXYjEBobhWbvjL83DTMvCKRv9xXq9I=; b=sHQ0fBfx7QHW0aAjQXuLTO4aV2njYYPEM5lY2I/2vt7PCCjO719pVmovGnXjjKWSZR EBtzlGzNneCuo2r5IGsAe0U1VoUO4KKe7CZROql8U+JIkT6qBhVZ0OBlV9Keg+GO4FI8 qsj7I96BK7B12F3fGKoyfEzK+XWVcK0szcSEu+Sju2TXNAyIKcgh114rRteDavmocvnA iUggnwtcm7IUGAp+9mQn3O5pPVrWzvIVSkcZmq9MjWMJKhH/48PqkbBvIw/9G/odEIqC zBCgPLgOyvZl5E0YEkENiHSFQx2uY3XLKTtils249VCUj1O/xxAFDLz+AOrRUkX+ZwHY zeEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Ptqle11p; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v10-20020a170902d08a00b001b3414a3346si2435614plv.441.2023.06.09.05.06.45; Fri, 09 Jun 2023 05:07:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Ptqle11p; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239266AbjFILwH (ORCPT <rfc822;liningstudo@gmail.com> + 99 others); Fri, 9 Jun 2023 07:52:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42684 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239126AbjFILvk (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 9 Jun 2023 07:51:40 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 62F7A1A2; Fri, 9 Jun 2023 04:51:26 -0700 (PDT) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 359B0683010213; Fri, 9 Jun 2023 11:51:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=6cgGnHRKv+6/MYXYjEBobhWbvjL83DTMvCKRv9xXq9I=; b=Ptqle11p39TRfuAAuNhRMoxAKABDDmaEVtQg78O6jk21dXVG5TzfAaptkyaNDp40Di1j 4AHok6spGRXGadqmvliZjNb19isYL4cb+bfKj5M+fSLaXbTcQDwT8RnwKlnSjfdFx0nQ KrzmMDbl+BjlNaYa8zDKDL4t3zxoF6lmPrivbrEnaYT6gL8TmVB92E9fvJYfoPW4BZDO pAA2yfaclEt9l9EpTVXAbSwxTe4Q1RzVzk8jBA7dx6Dbx+H2mnNm1S0x0vgm+ebApjne N61FPCTWQb0w/79HwV4d8FDb8sw28Dl5Mg9Q0UbqfUlYfQWp4XMaLLySWNdisDkQdxTl Kg== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3r3nwesd35-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 09 Jun 2023 11:51:22 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 359BpL9L018729 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 9 Jun 2023 11:51:21 GMT Received: from hu-jkona-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 9 Jun 2023 04:51:16 -0700 From: Jagadeesh Kona <quic_jkona@quicinc.com> To: Andy Gross <agross@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org> CC: Bjorn Andersson <andersson@kernel.org>, Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Taniya Das <quic_tdas@quicinc.com>, "Jagadeesh Kona" <quic_jkona@quicinc.com>, Satya Priya Kakitapalli <quic_skakitap@quicinc.com>, Imran Shaik <quic_imrashai@quicinc.com>, "Ajit Pandey" <quic_ajipan@quicinc.com> Subject: [PATCH V4 0/4] Add camera clock controller support for SM8550 Date: Fri, 9 Jun 2023 17:20:54 +0530 Message-ID: <20230609115058.9059-1-quic_jkona@quicinc.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: FBiQkUJfck_KqJt-psMpUb6QfuSjew3r X-Proofpoint-ORIG-GUID: FBiQkUJfck_KqJt-psMpUb6QfuSjew3r X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-06-09_08,2023-06-09_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 mlxlogscore=798 phishscore=0 priorityscore=1501 suspectscore=0 clxscore=1015 spamscore=0 adultscore=2 mlxscore=0 lowpriorityscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2306090100 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768226733852679685?= X-GMAIL-MSGID: =?utf-8?q?1768226733852679685?= |
Series |
Add camera clock controller support for SM8550
|
|
Message
Jagadeesh Kona
June 9, 2023, 11:50 a.m. UTC
Add bindings, driver and devicetree node for camera clock controller on SM8550. Jagadeesh Kona (4): dt-bindings: clock: qcom: Add SM8550 camera clock controller clk: qcom: camcc-sm8550: Add camera clock controller driver for SM8550 clk: qcom: camcc-sm8550: Add support for qdss, sleep and xo clocks arm64: dts: qcom: sm8550: Add camera clock controller .../bindings/clock/qcom,sm8450-camcc.yaml | 8 +- arch/arm64/boot/dts/qcom/sm8550.dtsi | 15 + drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/camcc-sm8550.c | 3585 +++++++++++++++++ include/dt-bindings/clock/qcom,sm8550-camcc.h | 187 + 6 files changed, 3801 insertions(+), 2 deletions(-) create mode 100644 drivers/clk/qcom/camcc-sm8550.c create mode 100644 include/dt-bindings/clock/qcom,sm8550-camcc.h
Comments
On 9.06.2023 13:50, Jagadeesh Kona wrote: > Add bindings, driver and devicetree node for camera clock controller on > SM8550. > > Jagadeesh Kona (4): > dt-bindings: clock: qcom: Add SM8550 camera clock controller > clk: qcom: camcc-sm8550: Add camera clock controller driver for SM8550 > clk: qcom: camcc-sm8550: Add support for qdss, sleep and xo clocks > arm64: dts: qcom: sm8550: Add camera clock controller What's the final verdict on RINGOSC_L etc.? Konrad > > .../bindings/clock/qcom,sm8450-camcc.yaml | 8 +- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 15 + > drivers/clk/qcom/Kconfig | 7 + > drivers/clk/qcom/Makefile | 1 + > drivers/clk/qcom/camcc-sm8550.c | 3585 +++++++++++++++++ > include/dt-bindings/clock/qcom,sm8550-camcc.h | 187 + > 6 files changed, 3801 insertions(+), 2 deletions(-) > create mode 100644 drivers/clk/qcom/camcc-sm8550.c > create mode 100644 include/dt-bindings/clock/qcom,sm8550-camcc.h >
On 09/06/2023 12:50, Jagadeesh Kona wrote: > Add bindings, driver and devicetree node for camera clock controller on > SM8550. This is very confusing. Your cover letter doesn't detail any changes and your individual patches all say "no changes since v3", "no changes since v2" If this is a RESEND then mark it as a RESEND. Good practice is to for example add a note that says "I looked at updating the yaml for the camcc but opted to do this in another series" or "opted not to do this at this time" or "it doesn't make sense because of X" https://lore.kernel.org/linux-arm-msm/546876ba-970d-5cd5-648e-723698ca74fd@linaro.org/ Could you perhaps RESEND this V4 with a log that explains what has changed from one version to the next. If nothing has changed then don't bump the version prefix with RESEND.. Second thought even replying to your cover email with the changelog would do..... --- bod
On 12/06/2023 04:25, Bryan O'Donoghue wrote: > On 09/06/2023 12:50, Jagadeesh Kona wrote: >> Add bindings, driver and devicetree node for camera clock controller on >> SM8550. > > This is very confusing. > > Your cover letter doesn't detail any changes and your individual patches > all say "no changes since v3", "no changes since v2" > > If this is a RESEND then mark it as a RESEND. That's indeed odd. Three versions without changes... Best regards, Krzysztof
On 6/13/2023 2:07 PM, Krzysztof Kozlowski wrote: > On 12/06/2023 04:25, Bryan O'Donoghue wrote: >> On 09/06/2023 12:50, Jagadeesh Kona wrote: >>> Add bindings, driver and devicetree node for camera clock controller on >>> SM8550. >> >> This is very confusing. >> >> Your cover letter doesn't detail any changes and your individual patches >> all say "no changes since v3", "no changes since v2" >> >> If this is a RESEND then mark it as a RESEND. > > That's indeed odd. Three versions without changes... > > Best regards, > Krzysztof > This is not a RESEND, actually there were changes from each version to next version and change details were updated in respective patches. But the patches in which changes were present were dropped in v4 based on review comments. Will take care of updating cover letter as well with changes across versions if we push the next series. Please find the summary of changes across versions till v4. Changes in v4: - Dropped the extra patches added in v2, since the review comments on v3 recommended an alternate solution. Changes in v3: - Squashed 2 extra patches added in v2 into single patch as per review comments - Link to v3: https://patchwork.kernel.org/project/linux-clk/list/?series=753150 Changes in v2: - Took care of review comments from v1 - Added 2 extra patches updating L configuration value across chipsets to include CAL_L and RINGOSC_CAL_L fields and removed setting CAL_L field in clk_lucid_evo_pll_configure(). - Link to v2: https://patchwork.kernel.org/project/linux-clk/list/?series=751058 v1: - Initial CAMCC changes for SM8550 - Link to v1: https://patchwork.kernel.org/project/linux-clk/list/?series=749294 Thanks, Jagadeesh
On 6/9/2023 6:24 PM, Konrad Dybcio wrote: > > > On 9.06.2023 13:50, Jagadeesh Kona wrote: >> Add bindings, driver and devicetree node for camera clock controller on >> SM8550. >> >> Jagadeesh Kona (4): >> dt-bindings: clock: qcom: Add SM8550 camera clock controller >> clk: qcom: camcc-sm8550: Add camera clock controller driver for SM8550 >> clk: qcom: camcc-sm8550: Add support for qdss, sleep and xo clocks >> arm64: dts: qcom: sm8550: Add camera clock controller > What's the final verdict on RINGOSC_L etc.? > > Konrad We would like to pass RINGOSC_CAL_L field directly in config->l value itself and reuse existing code rather than adding a separate function for lucid ole pll configure. Thanks, Jagadeesh >> >> .../bindings/clock/qcom,sm8450-camcc.yaml | 8 +- >> arch/arm64/boot/dts/qcom/sm8550.dtsi | 15 + >> drivers/clk/qcom/Kconfig | 7 + >> drivers/clk/qcom/Makefile | 1 + >> drivers/clk/qcom/camcc-sm8550.c | 3585 +++++++++++++++++ >> include/dt-bindings/clock/qcom,sm8550-camcc.h | 187 + >> 6 files changed, 3801 insertions(+), 2 deletions(-) >> create mode 100644 drivers/clk/qcom/camcc-sm8550.c >> create mode 100644 include/dt-bindings/clock/qcom,sm8550-camcc.h >>
On Wed, 14 Jun 2023 at 14:58, Jagadeesh Kona <quic_jkona@quicinc.com> wrote: > > > > On 6/9/2023 6:24 PM, Konrad Dybcio wrote: > > > > > > On 9.06.2023 13:50, Jagadeesh Kona wrote: > >> Add bindings, driver and devicetree node for camera clock controller on > >> SM8550. > >> > >> Jagadeesh Kona (4): > >> dt-bindings: clock: qcom: Add SM8550 camera clock controller > >> clk: qcom: camcc-sm8550: Add camera clock controller driver for SM8550 > >> clk: qcom: camcc-sm8550: Add support for qdss, sleep and xo clocks > >> arm64: dts: qcom: sm8550: Add camera clock controller > > What's the final verdict on RINGOSC_L etc.? > > > > Konrad > > We would like to pass RINGOSC_CAL_L field directly in config->l value > itself and reuse existing code rather than adding a separate function > for lucid ole pll configure. As I wrote in another email, it doesn't sound like a good approach. > > Thanks, > Jagadeesh > > >> > >> .../bindings/clock/qcom,sm8450-camcc.yaml | 8 +- > >> arch/arm64/boot/dts/qcom/sm8550.dtsi | 15 + > >> drivers/clk/qcom/Kconfig | 7 + > >> drivers/clk/qcom/Makefile | 1 + > >> drivers/clk/qcom/camcc-sm8550.c | 3585 +++++++++++++++++ > >> include/dt-bindings/clock/qcom,sm8550-camcc.h | 187 + > >> 6 files changed, 3801 insertions(+), 2 deletions(-) > >> create mode 100644 drivers/clk/qcom/camcc-sm8550.c > >> create mode 100644 include/dt-bindings/clock/qcom,sm8550-camcc.h > >>
On 6/14/2023 5:47 PM, Dmitry Baryshkov wrote: > On Wed, 14 Jun 2023 at 14:58, Jagadeesh Kona <quic_jkona@quicinc.com> wrote: >> >> >> >> On 6/9/2023 6:24 PM, Konrad Dybcio wrote: >>> >>> >>> On 9.06.2023 13:50, Jagadeesh Kona wrote: >>>> Add bindings, driver and devicetree node for camera clock controller on >>>> SM8550. >>>> >>>> Jagadeesh Kona (4): >>>> dt-bindings: clock: qcom: Add SM8550 camera clock controller >>>> clk: qcom: camcc-sm8550: Add camera clock controller driver for SM8550 >>>> clk: qcom: camcc-sm8550: Add support for qdss, sleep and xo clocks >>>> arm64: dts: qcom: sm8550: Add camera clock controller >>> What's the final verdict on RINGOSC_L etc.? >>> >>> Konrad >> >> We would like to pass RINGOSC_CAL_L field directly in config->l value >> itself and reuse existing code rather than adding a separate function >> for lucid ole pll configure. > > As I wrote in another email, it doesn't sound like a good approach. > Will avoid this approach and use separate clk_lucid_ole_pll_configure() to configure lucid ole PLL's in next series. Thanks, Jagadeesh >> >> Thanks, >> Jagadeesh >> >>>> >>>> .../bindings/clock/qcom,sm8450-camcc.yaml | 8 +- >>>> arch/arm64/boot/dts/qcom/sm8550.dtsi | 15 + >>>> drivers/clk/qcom/Kconfig | 7 + >>>> drivers/clk/qcom/Makefile | 1 + >>>> drivers/clk/qcom/camcc-sm8550.c | 3585 +++++++++++++++++ >>>> include/dt-bindings/clock/qcom,sm8550-camcc.h | 187 + >>>> 6 files changed, 3801 insertions(+), 2 deletions(-) >>>> create mode 100644 drivers/clk/qcom/camcc-sm8550.c >>>> create mode 100644 include/dt-bindings/clock/qcom,sm8550-camcc.h >>>> > > >