Message ID | 20230602084925.215411-1-william.qiu@starfivetech.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp884832vqr; Fri, 2 Jun 2023 01:57:52 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4tp1esJYPvVqNEc4l1kfVa2RW50BoBWATUMj+GmRt4t9KPWG8ke/ji3460+yXZ+0xEyIKe X-Received: by 2002:a05:6a20:440d:b0:106:92a:37ae with SMTP id ce13-20020a056a20440d00b00106092a37aemr4091102pzb.30.1685696271698; Fri, 02 Jun 2023 01:57:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685696271; cv=none; d=google.com; s=arc-20160816; b=Z8GH2f4CcxNyQvrCjSa1fqKtfYY93I4Z9uE7ctK69K2QcepeuGUoUxWHSRmX2QC+Gq WJL5+js0wJS7EPPd6veSeeWgZH2VEZrEnVqchqcPGPX1q2cVn08JQT6QPWXsu4nctzvN ebNXiFySdzMhZPWIgcfCIVeMmbfpuKyVEntopxIFPSuPlUWuIGUCYWo73B8IoarCPxis YBUi2Gxr3NW3A5fHsB0Fmvvihprfee+34p8BLVlTeERm+fUOMpVSy9rhZwnaXliRv9oE zJOk1VicZlf1C+HxMgBLLmj52TYPLBONkt2K1gRcba/3iJrDQSG7/vL5U9FpQE8Aqudy Za3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=g+RA86tFA623veoz5KY19CDsetZOSdsKhrtgiO19QEE=; b=kctwQIyoMWo0ed9HffptcIQR6/asEPSLX87bK/GrW0XCaK4whjA9B/hdmp9UdwCr3U MqsQLMZBYKsXXtlwvy5wwQIgP5SyZcUlzWtBsX7PTFUW8qd4btJbgjUbIfaNyAj3/lE7 2ZCKEPgcbguFM6SN5b3mrbjmBSxltlsZwDe+cR7ZKiCKaGqQJdrZKY2s+HR5c4toaNKt 8ylz49fD/N00QO4rrKC6l5wpcTE7ruvWolZA2qXTmFJSAXgCIPEp47aSg0jf2RVfbFZk aGdUP0wtjnFytijlbHc+uGm1wUCeG69Zg3nJMb8Cw02gfu3nwiz0Wv2ileUcwPds+X+j aIPA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l70-20020a638849000000b0051b8a81c5d0si649537pgd.606.2023.06.02.01.57.37; Fri, 02 Jun 2023 01:57:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234802AbjFBIuF convert rfc822-to-8bit (ORCPT <rfc822;limurcpp@gmail.com> + 99 others); Fri, 2 Jun 2023 04:50:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48100 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234860AbjFBItk (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 2 Jun 2023 04:49:40 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AFE0EE59; Fri, 2 Jun 2023 01:49:34 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id C586D24DD54; Fri, 2 Jun 2023 16:49:27 +0800 (CST) Received: from EXMBX168.cuchost.com (172.16.6.78) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 2 Jun 2023 16:49:27 +0800 Received: from williamqiu-virtual-machine.starfivetech.com (171.223.208.138) by EXMBX168.cuchost.com (172.16.6.78) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 2 Jun 2023 16:49:26 +0800 From: William Qiu <william.qiu@starfivetech.com> To: <devicetree@vger.kernel.org>, <linux-spi@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org> CC: Mark Brown <broonie@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Emil Renner Berthing <kernel@esmil.dk>, Ziv Xu <ziv.xu@starfivetech.com>, William Qiu <william.qiu@starfivetech.com> Subject: [PATCH v2 0/3] Add initialization of clock for StarFive JH7110 SoC Date: Fri, 2 Jun 2023 16:49:22 +0800 Message-ID: <20230602084925.215411-1-william.qiu@starfivetech.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [171.223.208.138] X-ClientProxiedBy: EXCAS064.cuchost.com (172.16.6.24) To EXMBX168.cuchost.com (172.16.6.78) X-YovoleRuleAgent: yovoleflag Content-Transfer-Encoding: 8BIT X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767580653664950063?= X-GMAIL-MSGID: =?utf-8?q?1767580653664950063?= |
Series |
Add initialization of clock for StarFive JH7110 SoC
|
|
Message
William Qiu
June 2, 2023, 8:49 a.m. UTC
Hi, This patchset adds initial rudimentary support for the StarFive Quad SPI controller driver. And this driver will be used in StarFive's VisionFive 2 board. In 6.4, the QSPI_AHB and QSPI_APB clocks changed from the default ON state to the default OFF state, so these clocks need to be enabled in the driver.At the same time, dts patch is added to this series. Changes v1->v2: - Renamed the clock names. - Specified a different array of clocks - Used clk_bulk_ APIs The patch series is based on v6.4rc3. William Qiu (3): dt-bindings: qspi: cdns,qspi-nor: Add clocks for StarFive JH7110 SoC spi: cadence-quadspi: Add clock configuration for StarFive JH7110 QSPI riscv: dts: starfive: Add QSPI controller node for StarFive JH7110 SoC .../bindings/spi/cdns,qspi-nor.yaml | 15 +++++++-- .../jh7110-starfive-visionfive-2.dtsi | 32 +++++++++++++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 18 +++++++++++ drivers/spi/spi-cadence-quadspi.c | 20 ++++++++++++ 4 files changed, 82 insertions(+), 3 deletions(-) -- 2.34.1
Comments
On Fri, 02 Jun 2023 16:49:22 +0800, William Qiu wrote: > This patchset adds initial rudimentary support for the StarFive > Quad SPI controller driver. And this driver will be used in > StarFive's VisionFive 2 board. In 6.4, the QSPI_AHB and QSPI_APB > clocks changed from the default ON state to the default OFF state, > so these clocks need to be enabled in the driver.At the same time, > dts patch is added to this series. > > [...] Applied to https://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi.git for-next Thanks! [1/3] dt-bindings: qspi: cdns,qspi-nor: Add clocks for StarFive JH7110 SoC commit: 0d2b6a1b8515204924b9174ae0135e1f4ff29b21 [2/3] spi: cadence-quadspi: Add clock configuration for StarFive JH7110 QSPI commit: 33f1ef6d4eb6bca726608ed939c9fd94d96ceefd All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. Thanks, Mark