From patchwork Wed May 24 14:51:59 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagadeesh Kona X-Patchwork-Id: 9802 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c790:0:b0:3b6:ef29:a0d7 with SMTP id b16csp3086360vqu; Wed, 24 May 2023 08:04:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4uHz9FGNyX1i6b8oCvXDhp7kz9YF8X+ToZJaV7PpQ8uh+QWhp9Lhww2ov3GZH7D8G+YH/M X-Received: by 2002:a17:90a:c712:b0:250:2192:1bff with SMTP id o18-20020a17090ac71200b0025021921bffmr17035567pjt.23.1684940652967; Wed, 24 May 2023 08:04:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684940652; cv=none; d=google.com; s=arc-20160816; b=AxSgXSXfaIRTzJpDDmdjSydYmqvRmMRsM7F7XSSCieqy1vedy8KNbn29C7J0p6SujT walYOreSr/E7DxoAaHZvg1g03D5V3IiAVhWZvJF/HN2oxIzJVFmLWe4zvDjnB4j80ZIb iM8P2+kaMAkypI9krS2cZDntUUMAS8bixO/sRFhLPaNnuqwFIqPR1tVh/ztPvI1/L9Ip 2qMBSrDZokLe1Ezjz4Yl7dd4XoKD4OX8VFamxhTmNvaRqdm+WOSe6t2+reRlA8MvzmNW LeE57c/pf3+nSjXIeoIKlAZfujYEYibKSwMOvp4KwijQ5yV1jXKZyeaPLelDNqjNaJnu 3iZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=s2tzbHZ6tRclonQlCeSSqG2fAfKn4T3Y0xn3fTKkLsM=; b=gcN76XbSAVQT5HaLbJ5qq73uWKH38rcwliGxeWGzmCbfJD+qPCuH5GR8SBGaZcE2Ay hxO3eCKTJ8O2RcntPtl3FfaWJcjQtbKyLgwQ4YuP37Em+9R6OH/gNHSNadcipQDbb+wq +QCTgorJ+YO/MStIjCsKa4Gd44m93trI9+ym5SyXr0gMVdMsLib5BBNxv9/l9VdHAx/s z+g6IkmTcRKejZTJVa8L12cM0WfDXF4CDvcfKa3zZtbR9bGMrwi1lajUbq1dmFQXlCSD GkcpMpBHiFjwD0CM1BH+XR8PAfww9b3D6NKGqfWN2Xuvwykm6Cv4tIuem9d6cxdQkrF1 nzRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=NT0QXyeE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x4-20020a17090a530400b0023d4a3bec5csi1457550pjh.161.2023.05.24.08.03.59; Wed, 24 May 2023 08:04:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=NT0QXyeE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235993AbjEXOx2 (ORCPT + 99 others); Wed, 24 May 2023 10:53:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42336 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236019AbjEXOxX (ORCPT ); Wed, 24 May 2023 10:53:23 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8AE9DE4A; Wed, 24 May 2023 07:52:58 -0700 (PDT) Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34OEoQqZ018693; Wed, 24 May 2023 14:52:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=s2tzbHZ6tRclonQlCeSSqG2fAfKn4T3Y0xn3fTKkLsM=; b=NT0QXyeEmJT4pHrrFMJeErjAz0tED12dYEYGTe0BY7SBUh2lGeZxSnjsAXecLpxpXZLC iS+YS8ZDRDEvutaAqHMnoGOL5/ZWx1jhkQzG9cnsSaskOsGxYRCX1UfmX680b82+Qo74 8OYHbgMq5XjhSLKeKz5yjMsINRfbRKnS4kAIjouxCmG23nBZx9AoTUATr1nX6ZLWRb/i yyt3tXQKGAm1KLRfRvzQT8vI5KdqoZKkrG6Id49+5c+RId+gfhHXJTu913MXxEQ/Omye Rmy7r+h6u+zms3jumq6qoy2q2uFYe33Ldh+rimFpQTK8TeRutOIXl/p2iIMGFMC4PXUJ sg== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qs4dfa0ht-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:52:27 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34OEqPf3010379 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:52:25 GMT Received: from hu-jkona-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Wed, 24 May 2023 07:52:20 -0700 From: Jagadeesh Kona To: Andy Gross , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Bjorn Andersson , Konrad Dybcio , , , , , Taniya Das , "Jagadeesh Kona" , Satya Priya Kakitapalli , Imran Shaik , "Ajit Pandey" Subject: [PATCH V2 0/4] Add Video Clock Controller driver for SM8550 Date: Wed, 24 May 2023 20:21:59 +0530 Message-ID: <20230524145203.13153-1-quic_jkona@quicinc.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: lw8Ic0BAGVl-lD1nbPtQOa7KSvuruSo6 X-Proofpoint-ORIG-GUID: lw8Ic0BAGVl-lD1nbPtQOa7KSvuruSo6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-24_10,2023-05-24_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 mlxlogscore=783 suspectscore=0 impostorscore=0 phishscore=0 malwarescore=0 spamscore=0 lowpriorityscore=0 adultscore=0 bulkscore=0 priorityscore=1501 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305240121 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766788330026645331?= X-GMAIL-MSGID: =?utf-8?q?1766788330026645331?= Add bindings, driver and DT node for video clock controller on SM8550. Also, add support to configure PLL_TEST_CTL_U2 register for ole pll. Depends on [1] for SM8450 videocc YAML file [1] https://patchwork.kernel.org/project/linux-clk/list/?series=750683 Jagadeesh Kona (4): clk: qcom: clk-alpha-pll: Add support to configure PLL_TEST_CTL_U2 dt-bindings: clock: qcom: Add SM8550 video clock controller clk: qcom: videocc-sm8550: Add video clock controller driver for SM8550 arm64: dts: qcom: sm8550: Add video clock controller .../bindings/clock/qcom,sm8450-videocc.yaml | 4 +- arch/arm64/boot/dts/qcom/sm8550.dtsi | 13 + drivers/clk/qcom/Kconfig | 10 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-alpha-pll.c | 2 + drivers/clk/qcom/clk-alpha-pll.h | 1 + drivers/clk/qcom/videocc-sm8550.c | 470 ++++++++++++++++++ 7 files changed, 500 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/qcom/videocc-sm8550.c