From patchwork Fri May 19 21:36:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagadeesh Kona X-Patchwork-Id: 9609 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1538968vqo; Fri, 19 May 2023 14:40:35 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4AYPZKFW9NzxgmtB4xFkzcfBtSAxoMf6clZbM68VzOaxHBDVIRrf6+2m3sAStDHvKaOyIO X-Received: by 2002:a17:90a:14c6:b0:246:9c75:351a with SMTP id k64-20020a17090a14c600b002469c75351amr4143064pja.12.1684532434826; Fri, 19 May 2023 14:40:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684532434; cv=none; d=google.com; s=arc-20160816; b=Bbv4CC9lbuZcchVcJOCyR6SP3aOuGkK/YTw9pBtTaJWImLPxBrjwiC7AOsU8Hl2rzF d9+LiooewZSoK0cn3WewClANZdv6Q2rbxNAvHsuLcBK71aza8jpx9S+NZFKu4mFtjJrq CvLknPARtCEtGRbhh6y+6hei8fDZrleqgp9DfSKzoc08Yei0JwN2gXnHAynW7qCdZXiQ 4tFx/NDwoqzx55iJK2f4wkAa8MwEjIyczqi0ErN7zMw8ql5iPV4dseACOkXrp4tQ+aeg 4plqbmNF7jvpraoJAJA9BLgKzhn15YzMJkDVinpj59zmnxW7IvFHkhbzCh8ywCTLy3Mm +DTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Acuo//OEBaHHc79dMa8wykfivPvrN1jyzUIJNRNq+rs=; b=j0UzrS+OOSVvPCV0L6rPzX2yZYigzJcYoVrtUmxdzohdE0elI0CEQ1PUEm1MIURpG6 a+Ais4iTDDyJ0UpydEFngaW5lw3TyDDCnKASEhIRZ7csyfOMk45OpX3hWCAWQKB4nedo 7uOEqBUDzCZpoLBRXux2gDUE+BJoahXzh0IhLDcES+jJ4q03nuZkUcpuqSDfizb5u8YK T+GaGTklCvnBvgmif/8BSFGUC+9ffciYZWLGKEI8ANjo7Seh2AHYsWzW62llik7Bv3eA 92JHxL0XxoOElL4ExqADkaCOrdqmtCV+MFa0ifmubpA6RL9FolxdIqyUu5sUC6HGPPln aGCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=oT2squvb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s12-20020a17090a948c00b002535dbae9b1si2252725pjo.22.2023.05.19.14.40.21; Fri, 19 May 2023 14:40:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=oT2squvb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231156AbjESVhs (ORCPT + 99 others); Fri, 19 May 2023 17:37:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57264 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229877AbjESVhq (ORCPT ); Fri, 19 May 2023 17:37:46 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8621A1B0; Fri, 19 May 2023 14:37:45 -0700 (PDT) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34JLC3wr006345; Fri, 19 May 2023 21:37:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=Acuo//OEBaHHc79dMa8wykfivPvrN1jyzUIJNRNq+rs=; b=oT2squvbvbdJJeKESoYcUS+cfAm0Ai1KWtUeFqiToz+J3bdu8DVdIr6TwWrETO16nvHD yJaQVZ2V97hfPOxGBpmkgpZqbyPCrX0fA3zYBOv2A573+ZA/epB4ldSoe4T8cQXpIBP8 c/tNtvs4N6rSm/Fq94s/Ez7HHsKIxRnXgIcGds7Ndl9yaWARr73L8M1EEr5mAMb8DH+I G2IHgMSnh9JoWGJXJBCXqQCeqJfcXxlLGB8eX56DoIIs/qmEeEYbZk7Sl7ftkfqtq6oj qCloN4F7AU7yiN8MsoLZODx3R3MwGGNwqdezpQIYnNXL1oBXOrPUF3/tgOR4omE+GqGP Xw== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qp4nt9xhh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 May 2023 21:37:41 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34JLbeEs024058 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 May 2023 21:37:40 GMT Received: from hu-jkona-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 19 May 2023 14:37:35 -0700 From: Jagadeesh Kona To: Andy Gross , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Konrad Dybcio , , , , , Satya Priya Kakitapalli , Taniya Das , "Jagadeesh Kona" Subject: [PATCH 0/3] Add graphics clock controller support for SM8550 Date: Sat, 20 May 2023 03:06:53 +0530 Message-ID: <20230519213656.26089-1-quic_jkona@quicinc.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: m6or0cwevYGrGhfeWG4Yg2VG7RSVT40i X-Proofpoint-GUID: m6or0cwevYGrGhfeWG4Yg2VG7RSVT40i X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-05-19_16,2023-05-17_02,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 adultscore=0 clxscore=1015 phishscore=0 spamscore=0 impostorscore=0 bulkscore=0 malwarescore=0 mlxscore=0 mlxlogscore=963 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305190187 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766360282113615461?= X-GMAIL-MSGID: =?utf-8?q?1766360282113615461?= Add bindings, driver and devicetree node for graphics clock controller on SM8550. Depends on [1] for lucid ole pll ops definition [1] https://patchwork.kernel.org/project/linux-clk/list/?series=746186&state=%2A&archive=both Jagadeesh Kona (3): dt-bindings: clock: qcom: Add SM8550 graphics clock controller clk: qcom: gpucc-sm8550: Add support for graphics clock controller arm64: dts: qcom: sm8550: Add graphics clock controller .../bindings/clock/qcom,sm8550-gpucc.yaml | 67 ++ arch/arm64/boot/dts/qcom/sm8550.dtsi | 12 + drivers/clk/qcom/Kconfig | 8 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gpucc-sm8550.c | 609 ++++++++++++++++++ include/dt-bindings/clock/qcom,sm8550-gpucc.h | 48 ++ 6 files changed, 745 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-gpucc.yaml create mode 100644 drivers/clk/qcom/gpucc-sm8550.c create mode 100644 include/dt-bindings/clock/qcom,sm8550-gpucc.h