From patchwork Wed May 3 14:47:05 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Kumar, Udit" X-Patchwork-Id: 8886 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1408461vqo; Wed, 3 May 2023 08:19:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7acsdSQhb0GSG+XA6J6MJ2Gkmmm84thRuhWsLtKOxgQs5yr8rjO5rJ0MrmRM5PKdsVPny2 X-Received: by 2002:a05:6a20:258b:b0:ef:95ee:895a with SMTP id k11-20020a056a20258b00b000ef95ee895amr28845153pzd.30.1683127147477; Wed, 03 May 2023 08:19:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683127147; cv=none; d=google.com; s=arc-20160816; b=VJR6hKHsJkDmtLPYqi4g12l530RM8xG9fP0tKaTYuHrYY7uAxlO/3F9gs53mTABkDG WSTTPO8Rxi08putBrwrRRxCXOGQNhuj4CDC+ga7YLqOOjjO/JBWVYdLK3hwGR4BdhrI8 /iViutqdCi0FYA/mm/XS8nv2e8wTl0NOsKSq9y6CPZmcakIJljES5UO6AVaW1F8zVxnp viVFT3X8LE7q9ItsIlVTam7jz42noke3SiLpAEkcpg2Odh9agsZMotCln0XqCROOKu/r mBei0tu5b9eO9dkh2LnhdwDIFc6TcLBv69uJ1WH6fDoXmYXGQkZxi1iLT5cY1NlfnxzE SB6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Yuzu7i3xAkJWk4hsoh36+CUQtmGT5lhOgXl9Mg5xxfg=; b=pQfTwPjeYtNZtbJvtl1gOlxKxeW6tAzCALZsxYGAM72H4WOLTkKFo6pRA+npc1281g R2QCvQLomW5eNwMqDv0Bc0HxdFU5O3Gyn56Rg8Qk6rRg3BbJyB6EzJpiqB6UMfF0d9s1 OlYOrEKaQTSo4bM1TRAkwGdQmt9yGbn5c5dRZN5uoNcDmtOM7HjL6OpTA8WA7w/PcX9B c5LMlxWKHPaaOMofU1iq2/+vvomOsoL6d9+EFXyNyzXEMNxsDQfTAajKNKLTnZQ7dfUD OUa7Rk5FQrnUKnrSRTSDgxM7iC/L8/ViTQMizoUmSm49YWkOa73Pt7Te4S9lRbsaIJ6z iquQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=STcoLADn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t13-20020a63780d000000b0052c6c5bc1e6si1025924pgc.247.2023.05.03.08.18.50; Wed, 03 May 2023 08:19:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=STcoLADn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230246AbjECOrj (ORCPT + 99 others); Wed, 3 May 2023 10:47:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33834 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229490AbjECOri (ORCPT ); Wed, 3 May 2023 10:47:38 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1749B5263; Wed, 3 May 2023 07:47:36 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 343ElNgj070269; Wed, 3 May 2023 09:47:23 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1683125243; bh=Yuzu7i3xAkJWk4hsoh36+CUQtmGT5lhOgXl9Mg5xxfg=; h=From:To:CC:Subject:Date; b=STcoLADnHMiPZ1/gFAoQsmheLSoZlJgIMTRbo1f3T0y4XyPoBMb6lrri/BKj30N9X uXWQuaHs55n1CLiuELWRIGfvq6di+3L0dVgZ3/c1P0BlZ7GMt+UGxPEUjGJ2UTqkoX CLolLEp2q/s/LONBDFDYWYqWA8IzF3SAM5/EH5Ck= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 343ElNYU005098 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 3 May 2023 09:47:23 -0500 Received: from DFLE111.ent.ti.com (10.64.6.32) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 3 May 2023 09:47:23 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 3 May 2023 09:47:23 -0500 Received: from udit-HP-Z2-Tower-G9-Workstation-Desktop-PC.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 343ElJNm024509; Wed, 3 May 2023 09:47:20 -0500 From: Udit Kumar To: , , , , , , , , , , CC: Udit Kumar Subject: [RFC PATCH 0/1] arm64: dts: ti: k3-j721s2: handling subnode of msmc node Date: Wed, 3 May 2023 20:17:05 +0530 Message-ID: <20230503144706.1265672-1-u-kumar1@ti.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1764886731707438006?= X-GMAIL-MSGID: =?utf-8?q?1764886731707438006?= TI K3 SOCs have msmc sram, part of it can be configured as L3 cache depending upon system firmware configuration file. This could be possible to have no L3 cache or variable size of L3 cache. In either case top of 64KB of SRAM has to be reserved for system firmware called tifs. https://software-dl.ti.com/tisci/esd/latest/2_tisci_msgs/general/core.html?highlight=msmc Section: TISCI_MSG_QUERY_MSMC. But u-boot as part of fix up is deleting sysfw and l3cache node before passing DT to OS https://github.com/u-boot/u-boot/blob/master/arch/arm/mach-k3/common.c#L412 In my view we can handle in two ways 1) delete tifs node as well In this case, only accessible sram will be visible to OS https://lore.kernel.org/all/20230420081128.3617214-1-u-kumar1@ti.com/ 2) make these nodes (tifs, atf and l3cache) as reserved, so that OS has complete view of memory. This is patch for option 2. Nishanth suggested to discuss in k.org group https://lore.kernel.org/all/20230502230022.5pjywy6h7oqrkmwh@elusive/ So sending this patch for suggestion for selection right option. Also other options are welcome. Udit Kumar (1): arm64: dts: ti: k3-j721s2: Add reserved status in msmc node. arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 3 +++ 1 file changed, 3 insertions(+)