Message ID | 20230411-topic-straitlagoon_mdss-v5-0-998b4d2f7dd1@linaro.org |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1977059vqo; Tue, 23 May 2023 01:19:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6GxzRWWZ2vh4dMxHflLH1m6ebovaH1JTK/nNoatxkRYAyLAJf0gbhB7yc4aJtFWIeF53VS X-Received: by 2002:a17:90a:c082:b0:255:6174:1588 with SMTP id o2-20020a17090ac08200b0025561741588mr5438950pjs.42.1684829947197; Tue, 23 May 2023 01:19:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684829947; cv=none; d=google.com; s=arc-20160816; b=sPYEjB05h4lC2nBeOqqqNWF9TPZpfsXac2YVO14iYsiMeATK4WNEbYU9mPsKa856wf 9ygkfbBfJAptgEI7Lj6NCYsTZkxFsTlv7U+d6vgafiMUBSxiNjwMlKBu8xhX1/jxnA6F +q8iwMS6PpLGbqFbzkqjCjJ/YlqDhbuGni8beR/aytUHsccgJ/Cb04Z4QpqszcCGBeiQ /YgPbBvrt8J7l7W8X1JStOJ1KYf4jmVqbbhlCyx2QuYh66i97TvnyR0zIhbFVIGFJ7Uw L6X2zkvUq5is0YCaBhHNTwcIrj3uGz4jaBHMbGXGVZQ0ZMs6SS8IozGPNQkuw7q4yHK8 AEFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:content-transfer-encoding:mime-version :message-id:date:subject:from:dkim-signature; bh=capJIoPbVw/wUCXk40cZbgaaXrIcqRnGSe0xbL+db+Q=; b=OUaZ/HSS9fzqcDO4v2LrGdfvwaMngOmZn6lQHzvjOOzQv4E9NCuSOOVRgcxCtQgx+2 PFN7oqm0y9MbqsZm9i/rrRfeVWjt9UY+JYX6RWWWT0SDlhGYxXbZuNhHDOHxXLl90IG6 OhnVzh29uw2BT5pN/V7xVzH4ovmO0Jc84dJyE/+DSEVULIAfKpx7nNa9CKFT7jloLKoW CjNPKTNzq0RXrQAtlVPT5FxHb++rOJMqacvbgZBXl1unEms3oCsWLhVuhjxgNDUi/at/ /GkxLH/QbPsqF5jbGMGA6OUw5kFGTcWYonfgSSea329vqNN/ZGwAz8RBRZJjfzx/27Uv fE/g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iMBKXduO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v11-20020a63b94b000000b005073e333addsi5946632pgo.390.2023.05.23.01.18.53; Tue, 23 May 2023 01:19:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iMBKXduO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236117AbjEWIRj (ORCPT <rfc822;ahmedalshaiji.dev@gmail.com> + 99 others); Tue, 23 May 2023 04:17:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38836 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235398AbjEWIRC (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Tue, 23 May 2023 04:17:02 -0400 Received: from mail-lf1-f49.google.com (mail-lf1-f49.google.com [209.85.167.49]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 510D3173B for <linux-kernel@vger.kernel.org>; Tue, 23 May 2023 01:15:01 -0700 (PDT) Received: by mail-lf1-f49.google.com with SMTP id 2adb3069b0e04-4f3edc05aa5so2769546e87.3 for <linux-kernel@vger.kernel.org>; Tue, 23 May 2023 01:15:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1684829639; x=1687421639; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=capJIoPbVw/wUCXk40cZbgaaXrIcqRnGSe0xbL+db+Q=; b=iMBKXduOi6sS2XQk2Lh7ixxCzbg+KSz2YwvEIEU1tNsc1i7IwYFoqPgS/ymgwTbm/M kxrPo3qQ6cFYGwYk6lx0ouVyoAMBjCZvrxpXk7BAoPkm9z4UoFB5eCPjltH/lX2yO2jx P/rKr6RAgeDW++MPSXWDVPEQEENsXZwa4kA+urx+r7e72BaUC/0tgiCAiCDqoFk8Km3c GCAoGEqIXsThBBtzdmV0yJ/LuF0xSCRexHKOPHfFJxBr0FKeSNQU0xGu6ng1721jM9um R0dOFY6jyfziWqKunqUsL9I1n0ycil9RbsocU1HIP87ACqWMwjEvfOU9RYnfMRuK+J91 EXgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684829639; x=1687421639; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=capJIoPbVw/wUCXk40cZbgaaXrIcqRnGSe0xbL+db+Q=; b=Jnixg4YxrbAAVCjaB3jP+OwcTOfd84xRMMZEWLaSk9+AVaY2CiXKW1QOMS/ZHlOAFf L0WU3oFDXYXZDaVELH4smbeLqUWOvEu1P5zW22Pn8JLXEhh6G9IwCnCiS2xBWQqX47FE HLVrEnwmpqRDYiEGyZdRo15TvDxIauTLsAiOAtmoe71x2O3S+pmwh4M7VlcfOEzuiA0f al4SLPo2z+PRPF3ua+T1afK/jEdkndrr8BUNVsXomJ5VYU1oX9CRv1z+j4el293zt6zg jMIpjPv83eG5LSey6gt05yH21XcWUxgobkfPCtLSPGgpffdJM2WjCTRjz5zUIK8Ws0z7 uF8A== X-Gm-Message-State: AC+VfDw9HJAuWC8mp+IYPBckDy24L75qkjl49NeagO7gx5lgN3wWuR63 lJ9G5YXXTmA26saWWZlJRTUmKfVs5swt1Vzk9g8= X-Received: by 2002:ac2:5ec2:0:b0:4f3:94b5:3272 with SMTP id d2-20020ac25ec2000000b004f394b53272mr4151735lfq.11.1684828005409; Tue, 23 May 2023 00:46:45 -0700 (PDT) Received: from [192.168.1.101] (abyk138.neoplus.adsl.tpnet.pl. [83.9.30.138]) by smtp.gmail.com with ESMTPSA id t9-20020ac25489000000b004eb0c51780bsm1257070lfk.29.2023.05.23.00.46.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 May 2023 00:46:44 -0700 (PDT) From: Konrad Dybcio <konrad.dybcio@linaro.org> Subject: [PATCH v5 00/12] SM63(50|75) DPU support Date: Tue, 23 May 2023 09:46:11 +0200 Message-Id: <20230411-topic-straitlagoon_mdss-v5-0-998b4d2f7dd1@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAENvbGQC/42Oy2rDMBREfyVoXQU9LNnpqv9RQpGlK/uCKwXJN SnB/57rrBK6qJczMOfMjVUoCJW9H26swIIVc6Jg3g7Mjy4NwDFQZkooLRop+Zwv6Hmdi8N5ckP O6es71Mq7qBvvfDCgLKN17yrwvrjkR9qnn2mi8lIg4vWh+zxTHrHOufw+7Iva2v9Fi+KCaxu9J J1VynxMmFzJx1yGTbwPYALEVkcjTp14BmyvFr3ziSbQqdNtsL020oY/oGYnqCGQ7aAFZUIrQL6 A1nW9A5FzTFGnAQAA To: Rob Clark <robdclark@gmail.com>, Abhinav Kumar <quic_abhinavk@quicinc.com>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org>, Sean Paul <sean@poorly.run>, David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Krishna Manikandan <quic_mkrishn@quicinc.com>, Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>, Joerg Roedel <joro@8bytes.org>, Conor Dooley <conor+dt@kernel.org> Cc: Marijn Suijten <marijn.suijten@somainline.org>, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh@kernel.org>, Konrad Dybcio <konrad.dybcio@somainline.org> X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1684828003; l=3923; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=wUd8UxhGIZ5MEu2s5j0phv4oR4Xxj5lGVeYmXozFFo4=; b=RSTC8JY5rGc03EFCcJfG+pGua+ifpHIQTX3sdOIuwCR1rNguOcc0LKxaUfU9fTq9gyXZ5+GfB rUg66JCOTXNAR//XR8XTHJmFvEpw3OTZJYVl87V1OF0Pww6trBvrdyt X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766672246858770675?= X-GMAIL-MSGID: =?utf-8?q?1766672246858770675?= |
Series |
SM63(50|75) DPU support
|
|
Message
Konrad Dybcio
May 23, 2023, 7:46 a.m. UTC
v4 -> v5:
- Rebase on next-20230522 (drop regdma, drop external dependencies)
- Reuse sdm845_vbif
- Resize non-DSI INTFs to 0x280 (no TE block)
- Fix up 6375 mdss bindings example
- Rewrite reasoning of dropping the QoS LUT entry in
"drm/msm/dpu: Add SM6350 support"
- pick up tags
- add DSC blocks for both SoCs
No more dependency on INTFTE (merged)
v4: https://lore.kernel.org/r/20230411-topic-straitlagoon_mdss-v4-0-68e7e25d70e1@linaro.org
v3 -> v4:
- Drop adding new QoS LUT entries
- Add safe_lut_tbl for both SoCs
Depends on:
- https://lore.kernel.org/linux-arm-msm/20230411-dpu-intf-te-v4-0-27ce1a5ab5c6@somainline.org/
v3: https://lore.kernel.org/r/20230411-topic-straitlagoon_mdss-v3-0-9837d6b3516d@linaro.org
v2 -> v3:
- Don't duplicate qcm2290_lm_sblk
- Use DEFAULT_DPU_LINE_WIDTH defines
- Fix up sspp clk assignments for sm6350
- Add 6350-6375-common QoS data straight to the common file
instead of moving it around after adding it
- Fix up iommu compatible order before adding new entries
- Reuse sm6350 msm_mdss_data for sm6375
- INTF_SC7180_MASK -> INTF_SC7280_MASK (enable HCTL) on 6375
- use double tabs in catalog headers
- remove one unused entry in 6350 dpu_qos_lut_entry
- add missing tear IRQs, drop INTF0 irq on 6375
- don't overduplicate DPU bindings, reuse 7180
- Pick up tags
- Rebase on INTF_TE v4 and next-20230504
Depends on:
- https://lore.kernel.org/linux-arm-msm/20230411-dpu-intf-te-v4-0-27ce1a5ab5c6@somainline.org/
v2: https://lore.kernel.org/r/20230411-topic-straitlagoon_mdss-v2-0-5def73f50980@linaro.org
v1 -> v2:
- Rebase on the DPU catalog rework and INTF_TE
- Fix QSEED(3L/4) discrepancies
- Fixed DMA/cursor discrepancies for 6350
- No deduplication, that's gonna be handled in catalogrework 2:
"the return of the catalogrework"
- Split MDSS & DPU binding additions
- Drop "Allow variable SSPP/INTF_BLK size", that got in w/ the rework
- Split MDSS and DPU additions
- Pick up Rob's acks
Depends on (and based on): https://lore.kernel.org/linux-arm-msm/20230411-dpu-intf-te-v2-0-ef76c877eb97@somainline.org/T/#t
v1: https://lore.kernel.org/linux-arm-msm/20230211122656.1479141-1-konrad.dybcio@linaro.org/
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
---
Konrad Dybcio (12):
dt-bindings: display/msm: dsi-controller-main: Add SM6350
dt-bindings: display/msm: dsi-controller-main: Add SM6375
dt-bindings: display/msm: sc7180-dpu: Describe SM6350 and SM6375
dt-bindings: display/msm: Add SM6350 MDSS
dt-bindings: display/msm: Add SM6375 MDSS
drm/msm/dpu: Add SM6350 support
drm/msm: mdss: Add SM6350 support
drm/msm/dpu: Add SM6375 support
drm/msm: mdss: Add SM6375 support
iommu/arm-smmu-qcom: Sort the compatible list alphabetically
iommu/arm-smmu-qcom: Add SM6375 DPU compatible
iommu/arm-smmu-qcom: Add SM6350 DPU compatible
.../bindings/display/msm/dsi-controller-main.yaml | 4 +
.../bindings/display/msm/qcom,sc7180-dpu.yaml | 23 ++-
.../bindings/display/msm/qcom,sm6350-mdss.yaml | 214 ++++++++++++++++++++
.../bindings/display/msm/qcom,sm6375-mdss.yaml | 216 +++++++++++++++++++++
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 173 +++++++++++++++++
.../gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 139 +++++++++++++
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 6 +
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 2 +
drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 2 +
drivers/gpu/drm/msm/msm_mdss.c | 10 +
drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 6 +-
11 files changed, 792 insertions(+), 3 deletions(-)
---
base-commit: 9f925874281f7e8855855d6210d6e29d844e4307
change-id: 20230411-topic-straitlagoon_mdss-8f34cacd5e26
Best regards,
Comments
On 23/05/2023 10:46, Konrad Dybcio wrote: [skipped the changelog] > --- > Konrad Dybcio (12): > dt-bindings: display/msm: dsi-controller-main: Add SM6350 > dt-bindings: display/msm: dsi-controller-main: Add SM6375 > dt-bindings: display/msm: sc7180-dpu: Describe SM6350 and SM6375 > dt-bindings: display/msm: Add SM6350 MDSS > dt-bindings: display/msm: Add SM6375 MDSS > drm/msm/dpu: Add SM6350 support > drm/msm: mdss: Add SM6350 support > drm/msm/dpu: Add SM6375 support > drm/msm: mdss: Add SM6375 support > iommu/arm-smmu-qcom: Sort the compatible list alphabetically > iommu/arm-smmu-qcom: Add SM6375 DPU compatible > iommu/arm-smmu-qcom: Add SM6350 DPU compatible As we are now nearly ready to merge this series, Will, Robin, what should be the merge strategy for these three patches? Would you take them through the arm-smmu/iommu tree? > > .../bindings/display/msm/dsi-controller-main.yaml | 4 + > .../bindings/display/msm/qcom,sc7180-dpu.yaml | 23 ++- > .../bindings/display/msm/qcom,sm6350-mdss.yaml | 214 ++++++++++++++++++++ > .../bindings/display/msm/qcom,sm6375-mdss.yaml | 216 +++++++++++++++++++++ > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 173 +++++++++++++++++ > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 139 +++++++++++++ > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 6 + > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 2 + > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 2 + > drivers/gpu/drm/msm/msm_mdss.c | 10 + > drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 6 +- > 11 files changed, 792 insertions(+), 3 deletions(-) > --- > base-commit: 9f925874281f7e8855855d6210d6e29d844e4307 > change-id: 20230411-topic-straitlagoon_mdss-8f34cacd5e26 > > Best regards,
On Thu, Jun 01, 2023 at 03:16:52AM +0300, Dmitry Baryshkov wrote: > On 23/05/2023 10:46, Konrad Dybcio wrote: > > [skipped the changelog] > > > --- > > Konrad Dybcio (12): > > dt-bindings: display/msm: dsi-controller-main: Add SM6350 > > dt-bindings: display/msm: dsi-controller-main: Add SM6375 > > dt-bindings: display/msm: sc7180-dpu: Describe SM6350 and SM6375 > > dt-bindings: display/msm: Add SM6350 MDSS > > dt-bindings: display/msm: Add SM6375 MDSS > > drm/msm/dpu: Add SM6350 support > > drm/msm: mdss: Add SM6350 support > > drm/msm/dpu: Add SM6375 support > > drm/msm: mdss: Add SM6375 support > > iommu/arm-smmu-qcom: Sort the compatible list alphabetically > > iommu/arm-smmu-qcom: Add SM6375 DPU compatible > > iommu/arm-smmu-qcom: Add SM6350 DPU compatible > > As we are now nearly ready to merge this series, Will, Robin, what should be > the merge strategy for these three patches? Would you take them through the > arm-smmu/iommu tree? I'm happy to take the three IOMMU changes, but the bulk of this series is replated to display and GPU so I don't think it makes sense for me to take those. Will
On Mon, 5 Jun 2023 at 18:43, Will Deacon <will@kernel.org> wrote: > > On Thu, Jun 01, 2023 at 03:16:52AM +0300, Dmitry Baryshkov wrote: > > On 23/05/2023 10:46, Konrad Dybcio wrote: > > > > [skipped the changelog] > > > > > --- > > > Konrad Dybcio (12): > > > dt-bindings: display/msm: dsi-controller-main: Add SM6350 > > > dt-bindings: display/msm: dsi-controller-main: Add SM6375 > > > dt-bindings: display/msm: sc7180-dpu: Describe SM6350 and SM6375 > > > dt-bindings: display/msm: Add SM6350 MDSS > > > dt-bindings: display/msm: Add SM6375 MDSS > > > drm/msm/dpu: Add SM6350 support > > > drm/msm: mdss: Add SM6350 support > > > drm/msm/dpu: Add SM6375 support > > > drm/msm: mdss: Add SM6375 support > > > iommu/arm-smmu-qcom: Sort the compatible list alphabetically > > > iommu/arm-smmu-qcom: Add SM6375 DPU compatible > > > iommu/arm-smmu-qcom: Add SM6350 DPU compatible > > > > As we are now nearly ready to merge this series, Will, Robin, what should be > > the merge strategy for these three patches? Would you take them through the > > arm-smmu/iommu tree? > > I'm happy to take the three IOMMU changes, but the bulk of this series is > replated to display and GPU so I don't think it makes sense for me to take > those. Could you please then ack merging them through the msm-next?