Message ID | 20230323173019.3706069-1-dianders@chromium.org |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp3046003wrt; Thu, 23 Mar 2023 10:38:22 -0700 (PDT) X-Google-Smtp-Source: AK7set/25/vWWaRMHduoIlPmgj5ayPZNJNavN8Jvyhv97g94pUwtilaEjVQLf6YSoCxZJvCrLojV X-Received: by 2002:a17:90b:1b4f:b0:234:5d3c:b02b with SMTP id nv15-20020a17090b1b4f00b002345d3cb02bmr8673601pjb.42.1679593101846; Thu, 23 Mar 2023 10:38:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679593101; cv=none; d=google.com; s=arc-20160816; b=PrQ6CQkj7WfQUZrwwlGFjhol7czvt1uMmpAaRU5zixyW3GJ5g3kxehMU3bl1WqbEVu LA7jjBlVBWVxTINOVJWhCwwpXgF17C5Oj6Mb7X6O/2RT+4WJGA4ADhkYhBEMHS+BRWiR xUmqfyokj0QJX6keEGBDUSQk33Tcp0mGFx0LgwqVHHUXaLq3JfUdab3k/EsUkMBmeKye uf+RdGd1UMKT/eezNz7vO7B3DnhU9cu9H6SBRh71UoN1UYXVzU0GRmjblnggO11EbkLO OATI9kKtuesEIhVTlOTwVjz1+yuSg+J5bV+xr1Kw+jkXlm3tPVDnTDjjSJzfrWFPZkuv 7TAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=wNlWMVOfIBJ5sYCGk8cV0F2Gur6V9aihLXHyK/3m6GA=; b=VaAhyZkaM+ardfamvwTnU7YR2mhhwvCSqANF8znUFJqFaR8BM5lyeQZmOxzChH9qgl tV1h7l82HR+jr2ZUm+SxK6qY9ZzVo9n3F805n9vLzfsB2iGUs7jPzgaKSowHxPrHuwpq LjHB9GOV1ciYkK6vXXcR4urQ36WzkfKZisqOgEjr/dKsHqqA11MZfXUGITikCIppSWjE L+5874rxe+fbdRbMVdcB+lpvx4INL5+mTZSN833y0HQvux9BvvQi7MlFOd5cwPSLkMhC 9wTY6bNvnUB3WP2le0/hW5qLrq55638DGDXOQsW6Qm6xZ8GtRoEJUSffaEWJEV9mdCo0 FM3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=D1RO0Cz6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k7-20020a17090a514700b0023b4d01f319si2223771pjm.75.2023.03.23.10.38.04; Thu, 23 Mar 2023 10:38:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=D1RO0Cz6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232392AbjCWRbd (ORCPT <rfc822;ezelljr.billy@gmail.com> + 99 others); Thu, 23 Mar 2023 13:31:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44022 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232217AbjCWRbW (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 23 Mar 2023 13:31:22 -0400 Received: from mail-pg1-x52e.google.com (mail-pg1-x52e.google.com [IPv6:2607:f8b0:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7AA23F1 for <linux-kernel@vger.kernel.org>; Thu, 23 Mar 2023 10:31:09 -0700 (PDT) Received: by mail-pg1-x52e.google.com with SMTP id x37so13018041pga.1 for <linux-kernel@vger.kernel.org>; Thu, 23 Mar 2023 10:31:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1679592668; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=wNlWMVOfIBJ5sYCGk8cV0F2Gur6V9aihLXHyK/3m6GA=; b=D1RO0Cz6QFWcPTByVwzHxkejA8/LZKJHXqOZ52+1fJ13P+NhalK/oDMzGRpbyvCpSo uTvXg9zRZarU4aMWWUX/LajFQET4gAUxlsx714/9xguyX2PZIIwrdEQkNw+Py97QDJ8w KHoes0QMnx09cpXmq5K0lMxqq02IAF2kNq9ZU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679592668; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=wNlWMVOfIBJ5sYCGk8cV0F2Gur6V9aihLXHyK/3m6GA=; b=mrvQGuETuRj2K9JFPSsuR5eFp2j3Zc60rdm8YvGVd+Is+9K/qM/kLAlLG2qnltbgCw THaWH2qqI5HzDZIIS/KfXa5hnPoob5JgsloTxvTe2AnJvY+sGalpcUgDaVL27R+OkPIY FzGFjgWTxk3M3Uc/3z8X4hkbOcf64T/vY0j3WT10z5MIfbenoeONZPn1Ls228R9ORizv Fqtl484pH3NRdRgSLD3o+olhHOe/xxqWtuWZ2Fngx8+wUZvyIlBnbZWQvJmgLRThKqQI kag3Vp6h6T/2gGdNYarWfr8f/QRZX8PcPnGBAZ0s3vgOso1/2faezUsgJE1spAP3jHXj 9D9Q== X-Gm-Message-State: AAQBX9dES+/5/n7ufuEwfs80NzZfyf14/g70vk1ln9h9s1C45Uj80hJV kegjdpncl2xwWEtcO+a6Yqfsrw== X-Received: by 2002:a62:1d85:0:b0:62a:4503:53b8 with SMTP id d127-20020a621d85000000b0062a450353b8mr248927pfd.1.1679592667856; Thu, 23 Mar 2023 10:31:07 -0700 (PDT) Received: from tictac2.mtv.corp.google.com ([2620:15c:9d:2:16d3:ef20:206a:6521]) by smtp.gmail.com with ESMTPSA id x13-20020a62fb0d000000b0061a6f4c1b2bsm12613546pfm.171.2023.03.23.10.31.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Mar 2023 10:31:07 -0700 (PDT) From: Douglas Anderson <dianders@chromium.org> To: Bjorn Andersson <andersson@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Mark Brown <broonie@kernel.org>, Linus Walleij <linus.walleij@linaro.org> Cc: Matthias Kaehlcke <mka@chromium.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, linux-gpio@vger.kernel.org, Stephen Boyd <swboyd@chromium.org>, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org, Douglas Anderson <dianders@chromium.org>, Andy Gross <agross@kernel.org>, Rajendra Nayak <rnayak@codeaurora.org>, Rajesh Patil <rajpat@codeaurora.org>, Roja Rani Yarubandi <rojay@codeaurora.org>, linux-kernel@vger.kernel.org Subject: [PATCH 00/14] Control Quad SPI pinctrl better on Qualcomm Chromebooks Date: Thu, 23 Mar 2023 10:30:04 -0700 Message-Id: <20230323173019.3706069-1-dianders@chromium.org> X-Mailer: git-send-email 2.40.0.348.gf938b09366-goog MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1761181016429700389?= X-GMAIL-MSGID: =?utf-8?q?1761181016429700389?= |
Series |
Control Quad SPI pinctrl better on Qualcomm Chromebooks
|
|
Message
Doug Anderson
March 23, 2023, 5:30 p.m. UTC
The main goal of this series is to do a better job of controling the pins related to the "Quad SPI" IP block on Qualcomm Chromebooks. This is essentially 'v2' of my previous attempt in the patch ("arm64: dts: qcom: sc7180: Fix trogdor qspi pull direction") [1] but since it's spiraled out a bit and there are no patches that are exactly the same I've reset to v1. The early patches in this series are just no-op cleanup patches that can be applied. They're not terribly critical but since they are "Fixes" I've listed them first. The next patch in the series is a very simple and (hopefully) non-controversial SPI patch. It can be applied independently if anything else. Next, we have a bunch of pinctrl patches (including the device tree bindings related to them). I dunno what folks are going to think about these. If everyone hates them, we can drop them and just change the later patches in the series to use "input-enable" instead of "output-disable". It feels ugly to me, but it maybe less upheval. Next I removed the now-deprecated "input-enable" property from all Chromebooks. None of them were necessary. Finally, I did what I really wanted to do in the first place: attempt to cleanup the pinctrl states of the Quad SPI. These patches have a hard requirement on the pinctrl change. [1] https://lore.kernel.org/r/20230213165743.1.I6f03f86546e6ce9abb1d24fd9ece663c3a5b950c@changeid Douglas Anderson (14): arm64: dts: sc7180: Rename qspi data12 as data23 arm64: dts: sc7280: Rename qspi data12 as data23 arm64: dts: sdm845: Rename qspi data12 as data23 arm64: dts: qcom: sc7180: Annotate l13a on trogdor to always-on spi: spi-qcom-qspi: Support pinctrl sleep states dt-bindings: pinctrl: qcom: tlmm should use output-disable, not input-enable dt-bindings: pinctrl: qcom: Add output-enable pinctrl: qcom: Support OUTPUT_ENABLE; deprecate INPUT_ENABLE arm64: dts: qcom: sc7180: Remove superfluous "input-enable"s from trogdor arm64: dts: qcom: sc7280: Remove superfluous "input-enable"s from idp-ec-h1 arm64: dts: qcom: sdm845: Remove superfluous "input-enable"s from cheza arm64: dts: qcom: sc7180: Fix trogdor qspi pin config arm64: dts: qcom: sc7280: Fix qspi pin config arm64: dts: qcom: sdm845: Fix cheza qspi pin config .../bindings/pinctrl/qcom,tlmm-common.yaml | 4 +- arch/arm64/boot/dts/qcom/sc7180-idp.dts | 9 ++-- arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 41 +++++++++++++------ arch/arm64/boot/dts/qcom/sc7180.dtsi | 11 +++-- .../boot/dts/qcom/sc7280-chrome-common.dtsi | 25 ++++++++++- .../arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 14 ++++--- .../arm64/boot/dts/qcom/sc7280-idp-ec-h1.dtsi | 2 - arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 13 +++--- arch/arm64/boot/dts/qcom/sc7280.dtsi | 11 +++-- arch/arm64/boot/dts/qcom/sdm845-cheza.dtsi | 37 ++++++++++++----- arch/arm64/boot/dts/qcom/sdm845.dtsi | 11 +++-- drivers/pinctrl/qcom/pinctrl-msm.c | 36 +++++++++++++--- drivers/spi/spi-qcom-qspi.c | 5 +++ 13 files changed, 165 insertions(+), 54 deletions(-)
Comments
On Thu, Mar 23, 2023 at 6:31 PM Douglas Anderson <dianders@chromium.org> wrote: > The main goal of this series is to do a better job of cI can apply ontroling the > pins related to the "Quad SPI" IP block on Qualcomm Chromebooks. This > is essentially 'v2' of my previous attempt in the patch ("arm64: dts: > qcom: sc7180: Fix trogdor qspi pull direction") [1] but since it's > spiraled out a bit and there are no patches that are exactly the same > I've reset to v1. > > The early patches in this series are just no-op cleanup patches that > can be applied. They're not terribly critical but since they are > "Fixes" I've listed them first. > > The next patch in the series is a very simple and (hopefully) > non-controversial SPI patch. It can be applied independently if > anything else. > > Next, we have a bunch of pinctrl patches (including the device tree > bindings related to them). I dunno what folks are going to think about > these. If everyone hates them, we can drop them and just change the > later patches in the series to use "input-enable" instead of > "output-disable". It feels ugly to me, but it maybe less upheval. > > Next I removed the now-deprecated "input-enable" property from all > Chromebooks. None of them were necessary. > > Finally, I did what I really wanted to do in the first place: attempt > to cleanup the pinctrl states of the Quad SPI. These patches have a > hard requirement on the pinctrl change. This looks good to me (TM) Do you have a merge plan? I can queue the pinctrl patch into the pinctrl tree, and the pinctrl binding patches. Will you take the rest to the SPI and SoC tree? Acked-by: Linus Walleij <linus.walleij@linaro.org> FWIW Yours, Linus Walleij
Hi, On Mon, Mar 27, 2023 at 2:45 PM Linus Walleij <linus.walleij@linaro.org> wrote: > > On Thu, Mar 23, 2023 at 6:31 PM Douglas Anderson <dianders@chromium.org> wrote: > > > The main goal of this series is to do a better job of cI can apply ontroling the > > pins related to the "Quad SPI" IP block on Qualcomm Chromebooks. This > > is essentially 'v2' of my previous attempt in the patch ("arm64: dts: > > qcom: sc7180: Fix trogdor qspi pull direction") [1] but since it's > > spiraled out a bit and there are no patches that are exactly the same > > I've reset to v1. > > > > The early patches in this series are just no-op cleanup patches that > > can be applied. They're not terribly critical but since they are > > "Fixes" I've listed them first. > > > > The next patch in the series is a very simple and (hopefully) > > non-controversial SPI patch. It can be applied independently if > > anything else. > > > > Next, we have a bunch of pinctrl patches (including the device tree > > bindings related to them). I dunno what folks are going to think about > > these. If everyone hates them, we can drop them and just change the > > later patches in the series to use "input-enable" instead of > > "output-disable". It feels ugly to me, but it maybe less upheval. > > > > Next I removed the now-deprecated "input-enable" property from all > > Chromebooks. None of them were necessary. > > > > Finally, I did what I really wanted to do in the first place: attempt > > to cleanup the pinctrl states of the Quad SPI. These patches have a > > hard requirement on the pinctrl change. > > This looks good to me (TM) > > Do you have a merge plan? > I can queue the pinctrl patch into the pinctrl tree, and > the pinctrl binding patches. > > Will you take the rest to the SPI and SoC tree? > > Acked-by: Linus Walleij <linus.walleij@linaro.org> My thoughts: 1. Mark could land the SPI patch at any time, assuming he's OK with it. It can land totally independently. 2. First 7 dts patches could land in the Qualcomm tree. There are no dependencies on these ones other than the commit message of some of the later dts patches talking about the pinctrl patches. ...then... Option A: 3. You land the pinctrl and binding patches in an immutable branch and merge into pinctrl. 4. Bjorn merges the immutable branch into the Qulacomm tree and places the last 3 dts patches atop. Option B: 3. You Ack the pinctrl patches and Bjorn lands them all, plus the last 3 dts patches. Option C: 3. You land the pinctrl patches, then we want a few months and land the last 3 dts patches.
On Thu, 23 Mar 2023 10:30:04 -0700, Douglas Anderson wrote: > The main goal of this series is to do a better job of controling the > pins related to the "Quad SPI" IP block on Qualcomm Chromebooks. This > is essentially 'v2' of my previous attempt in the patch ("arm64: dts: > qcom: sc7180: Fix trogdor qspi pull direction") [1] but since it's > spiraled out a bit and there are no patches that are exactly the same > I've reset to v1. > > [...] Applied to broonie/spi.git for-next Thanks! [05/14] spi: spi-qcom-qspi: Support pinctrl sleep states commit: 0098c52745112c4387942a37559ababeaf072f0c All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. Thanks, Mark
On Mon, Mar 27, 2023 at 11:51 PM Doug Anderson <dianders@chromium.org> wrote: > 1. Mark could land the SPI patch at any time, assuming he's OK with > it. It can land totally independently. OK this happened. > Option A: > > 3. You land the pinctrl and binding patches in an immutable branch and > merge into pinctrl. > > 4. Bjorn merges the immutable branch into the Qulacomm tree and places > the last 3 dts patches atop. Looks most appetizing. I have applied patches 6,7,8 to this immutable branch: https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=ib-qcom-quad-spi and I merged that into my "devel" branch for v6.4. Bjorn can grab the branch if he wants it. Yours, Linus Walleij
On Wed, Mar 29, 2023 at 10:50:34AM +0200, Linus Walleij wrote: > On Mon, Mar 27, 2023 at 11:51 PM Doug Anderson <dianders@chromium.org> wrote: > > > 1. Mark could land the SPI patch at any time, assuming he's OK with > > it. It can land totally independently. > > OK this happened. > > > Option A: > > > > 3. You land the pinctrl and binding patches in an immutable branch and > > merge into pinctrl. > > > > 4. Bjorn merges the immutable branch into the Qulacomm tree and places > > the last 3 dts patches atop. > > Looks most appetizing. > > I have applied patches 6,7,8 to this immutable branch: > https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=ib-qcom-quad-spi > > and I merged that into my "devel" branch for v6.4. > > Bjorn can grab the branch if he wants it. > Thank you, Bjorn > Yours, > Linus Walleij
On Thu, 23 Mar 2023 10:30:04 -0700, Douglas Anderson wrote: > The main goal of this series is to do a better job of controling the > pins related to the "Quad SPI" IP block on Qualcomm Chromebooks. This > is essentially 'v2' of my previous attempt in the patch ("arm64: dts: > qcom: sc7180: Fix trogdor qspi pull direction") [1] but since it's > spiraled out a bit and there are no patches that are exactly the same > I've reset to v1. > > [...] Applied, thanks! [01/14] arm64: dts: sc7180: Rename qspi data12 as data23 commit: d84f8f2687bdc67f20262e822b206419bcfd0038 [02/14] arm64: dts: sc7280: Rename qspi data12 as data23 commit: 14acf21c0d3f7b7298ffcd2e5b5db4a476ec6202 [03/14] arm64: dts: sdm845: Rename qspi data12 as data23 commit: 37f7349b56decc91c66f8039712e63740b1f25f9 [04/14] arm64: dts: qcom: sc7180: Annotate l13a on trogdor to always-on commit: ced32c299e5d6c447ad0b80d7a16b44e0e72e8e0 [09/14] arm64: dts: qcom: sc7180: Remove superfluous "input-enable"s from trogdor commit: e8df226339fa032c49f8db4281903930d018a22c [10/14] arm64: dts: qcom: sc7280: Remove superfluous "input-enable"s from idp-ec-h1 commit: 6d4794d658a0967a7f257f16d6a7a48afb8c8e05 [11/14] arm64: dts: qcom: sdm845: Remove superfluous "input-enable"s from cheza commit: 406fed87083578d07c7cea9483b85b51469594e0 [12/14] arm64: dts: qcom: sc7180: Fix trogdor qspi pin config commit: ab752f03e2feb3323dfd9c1ce161ac759ce09634 [13/14] arm64: dts: qcom: sc7280: Fix qspi pin config commit: 5f89df31096d67c244d8f36502f651ce701ddcde [14/14] arm64: dts: qcom: sdm845: Fix cheza qspi pin config commit: 9f5cdeb7031062a36e135ebb88bd99c03f32e5ee Best regards,