Message ID | 20230321023136.57986-1-aford173@gmail.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp1552212wrt; Mon, 20 Mar 2023 19:40:59 -0700 (PDT) X-Google-Smtp-Source: AK7set8vUVDM/1LmGdB+ic1m8cNoSpoV/kA4Gne3qw/nLkyZhx6dzC9/x9MZedDo9n63YhEGQqwn X-Received: by 2002:a05:6a20:be1e:b0:da:2d16:db8c with SMTP id ge30-20020a056a20be1e00b000da2d16db8cmr620688pzb.35.1679366458793; Mon, 20 Mar 2023 19:40:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679366458; cv=none; d=google.com; s=arc-20160816; b=smSkqi9O3HEDAX49D6UMc3lfO9lCsISviG5Z23qrxQYsjfizQSB2U6ELvIFlBqEJV0 8G+uCGB2OQrXbdpPerwT21ds7c39+OhO7DUgc23NsrpanBEusY8NpSp1ccClawYnvn+e SX+9zkxahNRuR3kH6AcTfLjhfqMOv/aIGQm3y/raS1tte0lBth0m4SrzQiawrA72MF8F eylj5+q29IFbCU0HLXrufazyiUlKd5n2mJhzGPCVUSdWVo33RB59hNoSNEWurknVm2AP 9HIEvlzpJeNY6QNRaVDV4zyiMh+SztFXI2Gy9XTrp3fO+K/L7EuPGFQjAli0ae8QRp2Z iTvQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=hGWpPpB5KAPHuRmiWoisUus8Y5OkM2ck0KEKmSz4i0U=; b=z1JtaVq/xq8iCTyX5F19xXoZWtu4ME1vWSJivRfzbTm+pFhf46qBPChZ86zRJHlmzz +IRmG92wKLKeqKuujFBoM8+9L1KUdgtjHmuqVCRKOr0/MHskqpYo4H8CQytqxSz+NHZt 1RIz429OPF/pqw0W9zV4Q1aKcIw51wf3iqcq18EorjPTBgoB4rEfrhGfEviM1oajiA3/ KepIIgd/BxcMXUBYSsg+BHpj86KHo17Hj2SZkZFBnlzNNco7m2vvGS1qeGYWf7O+IYGK SEufzmoRHWjfT4s/mZxZEN15XDmauf7tJLR9K4XycfzEp8HcY56gSZuwug0AMZ2/Y2Cc lxDQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=hU9torN5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q3-20020a056a00088300b005d866387e7asi12090085pfj.181.2023.03.20.19.40.41; Mon, 20 Mar 2023 19:40:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=hU9torN5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229890AbjCUCcN (ORCPT <rfc822;pusanteemu@gmail.com> + 99 others); Mon, 20 Mar 2023 22:32:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49234 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229473AbjCUCcK (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 20 Mar 2023 22:32:10 -0400 Received: from mail-io1-xd2d.google.com (mail-io1-xd2d.google.com [IPv6:2607:f8b0:4864:20::d2d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 42180392AD; Mon, 20 Mar 2023 19:31:48 -0700 (PDT) Received: by mail-io1-xd2d.google.com with SMTP id h83so6351839iof.8; Mon, 20 Mar 2023 19:31:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679365907; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=hGWpPpB5KAPHuRmiWoisUus8Y5OkM2ck0KEKmSz4i0U=; b=hU9torN5JJeGKeHoR13hNgl4i1vbBpcHwPlpjyMoH7uOhgqKvpUbRwZNSp3Nub3QdL Fmhe/G2gn003kMTGkrgBAYEK+0w3cNVcw3qtvFl+sAtGrAjVqdlUsbnPkNacm+utFYqy oQlD6bnF+J6wZH52ytBCPpGuivIMhJ8vjVAyW8tJhk7KoO9/51JFLaHp7d2qJWhsCJ8Q sS5qS2VdAxxzqU/BNxXgSLm1mmx/YbsTkovGW5fsO/D5/5Cl82NQQ44/3F0vTVPxashl FxMMBAtCOk+Y4BA2Kj7t1h768M7VM5QV13oWKhVGqd72/66W4+wIP+cT6Sv5J1fMaWy3 vJdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679365907; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=hGWpPpB5KAPHuRmiWoisUus8Y5OkM2ck0KEKmSz4i0U=; b=PSM0r+T8/n3OJ4XayvHiQsOdWJBwqcXK5QFFAp8+Fg8GLWYblbwDjCos46zgmtd8Lf 4Bci2Ij3QXcgKirebKu3DmS7bT/crC9x3lyYYSkoXuWnfj7gBTQfXNXW1EFYfmeX0zHU p+8nKnwFW5mgI77lQBsD0nTGMyh2aUvE95CgdVwL5Tc24dfm4nUeAaXItzL/TBbXYKOf n95pq9UQMNVNyw1iPEG+VXxpkqg08l8AV59CCUsw5xNEPqCl76dk5ftftbj2NXQuMIvv kpBO9KaGp2I76vPhfCuMjjWr/nrUBvJYXnhiLMpSr4qfEiJjCxAAyHnu9FdTezpI/yHF PYQA== X-Gm-Message-State: AO0yUKUWLcUQZBwmlLqEUOQO6VykYC64/SBXC817FEZhWOKfLlwiU8wl qGeQYTJCTAgNzV6XZAznn18lSDGbXt4= X-Received: by 2002:a5e:8f4a:0:b0:753:876:5bf9 with SMTP id x10-20020a5e8f4a000000b0075308765bf9mr840035iop.6.1679365907244; Mon, 20 Mar 2023 19:31:47 -0700 (PDT) Received: from aford-IdeaCentre-A730.lan ([2601:447:d001:897f:1387:3268:b209:f4ec]) by smtp.gmail.com with ESMTPSA id a28-20020a027a1c000000b004065ad317fdsm2241200jac.151.2023.03.20.19.31.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Mar 2023 19:31:46 -0700 (PDT) From: Adam Ford <aford173@gmail.com> To: linux-clk@vger.kernel.org Cc: aford@beaconembedded.com, Adam Ford <aford173@gmail.com>, Abel Vesa <abelvesa@kernel.org>, Peng Fan <peng.fan@nxp.com>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Shawn Guo <shawnguo@kernel.org>, Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix Kernel Team <kernel@pengutronix.de>, Fabio Estevam <festevam@gmail.com>, NXP Linux Team <linux-imx@nxp.com>, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH V2 0/4] clk: imx: Improve imx8mm/imx8mn LCDIF clocks Date: Mon, 20 Mar 2023 21:31:32 -0500 Message-Id: <20230321023136.57986-1-aford173@gmail.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760943363707196542?= X-GMAIL-MSGID: =?utf-8?q?1760943363707196542?= |
Series |
clk: imx: Improve imx8mm/imx8mn LCDIF clocks
|
|
Message
Adam Ford
March 21, 2023, 2:31 a.m. UTC
Both the i.MX8M Mini and Nano have a video_pll which can be used to source a clock which feeds the lcdif interface. This interface currently fixes video_pll and divides down the clock feeding LCDIF. However, when connected to an HDMI bridge chip that supports a variety of video resolutions and refresh rates, the only settings that properly sync are ones that evenly divide from the video_pll_out clock. This series adds the ability for the clk-compolsite-8m to request a better parent clock rate if the proper clock flag is enable and sets that flag in the corresponding imx8mm and imx8mn video_pll clocks to increase the number of resolutions and refresh rates timings that the LCDIF can produce. This also has a side benefit of allowing the video-pll to run at a lower clock speed which can potentially save some power depending on the requested resolution and refresh rate. V2: Split off the new imx8m_clk_hw_composite_flags definition into its own patch and re-order to fix build error. Adam Ford (3): clk: imx: composite-8m: Add support to determine_rate clk: imx8mm: Let IMX8MM_CLK_LCDIF_PIXEL set parent rate clk: imx: Let IMX8MN_CLK_DISP_PIXEL set parent rate drivers/clk/imx/clk-composite-8m.c | 7 +++++++ drivers/clk/imx/clk-imx8mm.c | 2 +- drivers/clk/imx/clk-imx8mn.c | 2 +- drivers/clk/imx/clk.h | 4 ++++ 4 files changed, 13 insertions(+), 2 deletions(-)
Comments
On Mon, Mar 20, 2023 at 11:31 PM Adam Ford <aford173@gmail.com> wrote: > > Both the i.MX8M Mini and Nano have a video_pll which can be used > to source a clock which feeds the lcdif interface. This interface > currently fixes video_pll and divides down the clock feeding LCDIF. > However, when connected to an HDMI bridge chip that supports a > variety of video resolutions and refresh rates, the only settings > that properly sync are ones that evenly divide from the video_pll_out > clock. > > This series adds the ability for the clk-compolsite-8m to > request a better parent clock rate if the proper clock flag is > enable and sets that flag in the corresponding imx8mm and > imx8mn video_pll clocks to increase the number of resolutions > and refresh rates timings that the LCDIF can produce. > > This also has a side benefit of allowing the video-pll to run > at a lower clock speed which can potentially save some power > depending on the requested resolution and refresh rate. > > V2: Split off the new imx8m_clk_hw_composite_flags definition > into its own patch and re-order to fix build error. > > Adam Ford (3): > clk: imx: composite-8m: Add support to determine_rate > clk: imx8mm: Let IMX8MM_CLK_LCDIF_PIXEL set parent rate > clk: imx: Let IMX8MN_CLK_DISP_PIXEL set parent rate For the series: Reviewed-by: Fabio Estevam <festevam@gmail.com> Should drivers/clk/imx/clk-imx8mp.c also be adjusted in the same way?
On Thu, Mar 23, 2023 at 5:31 PM Fabio Estevam <festevam@gmail.com> wrote: > > On Mon, Mar 20, 2023 at 11:31 PM Adam Ford <aford173@gmail.com> wrote: > > > > Both the i.MX8M Mini and Nano have a video_pll which can be used > > to source a clock which feeds the lcdif interface. This interface > > currently fixes video_pll and divides down the clock feeding LCDIF. > > However, when connected to an HDMI bridge chip that supports a > > variety of video resolutions and refresh rates, the only settings > > that properly sync are ones that evenly divide from the video_pll_out > > clock. > > > > This series adds the ability for the clk-compolsite-8m to > > request a better parent clock rate if the proper clock flag is > > enable and sets that flag in the corresponding imx8mm and > > imx8mn video_pll clocks to increase the number of resolutions > > and refresh rates timings that the LCDIF can produce. > > > > This also has a side benefit of allowing the video-pll to run > > at a lower clock speed which can potentially save some power > > depending on the requested resolution and refresh rate. > > > > V2: Split off the new imx8m_clk_hw_composite_flags definition > > into its own patch and re-order to fix build error. > > > > Adam Ford (3): > > clk: imx: composite-8m: Add support to determine_rate > > clk: imx8mm: Let IMX8MM_CLK_LCDIF_PIXEL set parent rate > > clk: imx: Let IMX8MN_CLK_DISP_PIXEL set parent rate > > For the series: > > Reviewed-by: Fabio Estevam <festevam@gmail.com> > Thanks! > Should drivers/clk/imx/clk-imx8mp.c also be adjusted in the same way? The LVDS and the DSI clocks are shared from a common parent, so I am not sure of the impact of this. I have an IMX8MP and I have it working with DSI->HDMI and the LVDS, but I was waiting on the DSI series from Jagan to get applied first and I wanted to make sure this series gets accepted before I started work on the 8MP. I will be traveling to Thailand for the next 3 weeks, so I'm hoping to review the 8MP when I return. adam