From patchwork Fri Mar 17 07:51:15 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Achal Verma X-Patchwork-Id: 6795 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp202869wrt; Fri, 17 Mar 2023 00:52:25 -0700 (PDT) X-Google-Smtp-Source: AK7set+f/5+IX/mIV8LjVUZ4cTm9uXFnVOCXnOzuIcYue5Vc6GZS1thhD/Rp7pU0xGeitccMpDff X-Received: by 2002:a05:6a21:32a1:b0:c7:af88:4199 with SMTP id yt33-20020a056a2132a100b000c7af884199mr7784871pzb.6.1679039545683; Fri, 17 Mar 2023 00:52:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679039545; cv=none; d=google.com; s=arc-20160816; b=kP0Nnyk6lWbu5mYhMM/mzbWEpgQ55zrVu1iN1vH1k1z0owliefeKQxHh0HQgtI/sfV q5jyYVphlSAfFzheTvg6SztJ7Jxqa6IHBYHDSI0L8paIRjdlqZ7wxJ7d76Q28TgTYjzh lTDwFISfI28wgxRPnlafYvMHCPh8Kn4GCvUqTDfAoD/GQjYo9FTc+ArDz0n1rHNEzcyW loLtdjZ8hP1tQpe9Z0D5Cw24JTMSvdROLLjrFiBsy4X3AQRZ/Jh+ZaYlNgTFPDbPfIvr o6wbZAI/ZJuuDtNgVKq60oIapnk5NC2qN7yD+xmCCRfFsPIB63j9qypBMnXtDgH84EdC UeCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=c1MQpw5nb+wXiRbHyQfP13b2Ssci8QiAkLF+AXXLE+E=; b=IAkj/ZFaZXj2W298as7fovUMxpXrf2NALR+TxFi669qapewowJ6B61Iucd5xQEkXhj zZFgxhRsRUV5jrd19G17SVVgOLtBFcRyZOYa/b68T3hEtq6vaN2trjjekTN6XeCn46uu ErubRI88bpelIzK5UO/AFcjrvw32oyPN6s3Fa1H10eT30SM0i5HLUqS5ri0CROePJtti lbuWWeUAPRGwYd9sqdpDrkoMaol5iJPVzfxzozY5IjMXMt3EL3jAweARTs0UCJLJOR6k yMPTVHybfzzQMvx46Dec6YObnqqjU38/LUsHg6KFPUB353lBJEmiLEV7tUrG80eisGCo GNAQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="C/msVYrs"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t13-20020a65408d000000b005073a898556si1615317pgp.385.2023.03.17.00.52.12; Fri, 17 Mar 2023 00:52:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="C/msVYrs"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230343AbjCQHvl (ORCPT + 99 others); Fri, 17 Mar 2023 03:51:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57504 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230326AbjCQHvj (ORCPT ); Fri, 17 Mar 2023 03:51:39 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E535394A67; Fri, 17 Mar 2023 00:51:36 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 32H7pMD5070589; Fri, 17 Mar 2023 02:51:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1679039482; bh=c1MQpw5nb+wXiRbHyQfP13b2Ssci8QiAkLF+AXXLE+E=; h=From:To:CC:Subject:Date; b=C/msVYrsBqN0yl+PLCxhOoTe52wKRqPsw1MXXNK+2bzm26S3wuh1Iu9XoVT7769Fd wrCUUyZAfr5QjE6AlAg6l3gG3Lh/4MP164DwumnID7NSWan8hqytOdGlzXtodqJlt3 trS8or4++QOJFfx4zVPKGyxkCuSx3IdwJWUjSL10= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 32H7pMJr004708 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 17 Mar 2023 02:51:22 -0500 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 17 Mar 2023 02:51:21 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 17 Mar 2023 02:51:22 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 32H7pKL9100645; Fri, 17 Mar 2023 02:51:21 -0500 From: Achal Verma To: Lorenzo Pieralisi , Krzysztof Wilczy_ski , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Vignesh Raghavendra , Dhananjay Vilasrao Kangude , Anindita Das , Yuan Zhao , Milind Parab CC: , , , , , Achal Verma Subject: [PATCH v11 0/5] PCI: add 4x lane support for pci-j721e controllers Date: Fri, 17 Mar 2023 13:21:15 +0530 Message-ID: <20230317075120.506267-1-a-verma1@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760600570729815374?= X-GMAIL-MSGID: =?utf-8?q?1760600570729815374?= Adding of additional support to Cadence PCIe controller (i.e. pci-j721e.c) for up to 4x lanes, and reworking of driver to define maximum lanes per board configuration. Changes from v1: * Reworked 'PCI: j721e: Add PCIe 4x lane selection support' to not cause regressions on 1-2x lane platforms Changes from v2: * Correct dev_warn format string from %d to %u since lane count is a unsigned integer * Update CC list Changes from v3: * Use the max_lanes setting per chip for the mask size required since bootloader could have set num_lanes to a higher value that the device tree which would leave in an undefined state * Reorder patches do the previous change to not break bisect * Remove line breaking for dev_warn to allow better grepping and since no strict 80 columns anymore Changes from v4: * Correct invalid settings for j7200 PCIe RC + EP * Add j784s4 configuration for selection of 4x lanes Changes from v5: * Dropped 'PCI: j721e: Add warnings on num-lanes misconfiguration' patch from series * Reworded 'PCI: j721e: Add per platform maximum lane settings' commit message * Added yaml documentation and schema checks for ti,j721e-pci-* lane checking Changes from v6: * Fix wordwrapping in commit messages from ~65 columns to correct 75 columns * Re-ran get_maintainers.pl to add missing maintainers in CC Changes from v7: * Addressed review comments in ti,j721e-pci-ep.yaml and ti,j721e-pci-host.yaml from v6 * Added warn message if num-lanes property value is invalid. * Addressed build issue reported in https://lore.kernel.org/all/202211260346.4JvNnDdc-lkp@intel.com/ Changes from v8: * Use "const: 1" in ti,j721e-pci-ep.yaml and ti,j721e-pci-host.yaml when num-lanes min and max values are equal. Changes from v9: * Rebase on next-20230315 Changes from v10: * Rebase on next-20230317 Matt Ranostay (5): dt-bindings: PCI: ti,j721e-pci-*: add checks for num-lanes PCI: j721e: Add per platform maximum lane settings PCI: j721e: Add PCIe 4x lane selection support dt-bindings: PCI: ti,j721e-pci-*: add j784s4-pci-* compatible strings PCI: j721e: add j784s4 PCIe configuration .../bindings/pci/ti,j721e-pci-ep.yaml | 39 ++++++++++++++-- .../bindings/pci/ti,j721e-pci-host.yaml | 39 ++++++++++++++-- drivers/pci/controller/cadence/pci-j721e.c | 45 ++++++++++++++++--- 3 files changed, 112 insertions(+), 11 deletions(-)