Message ID | 20230306153222.157667-1-manivannan.sadhasivam@linaro.org |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp1907625wrd; Mon, 6 Mar 2023 07:35:00 -0800 (PST) X-Google-Smtp-Source: AK7set+iHhofcyrN2q/IAo7R/LNg4nqqyDkRhPPfkh216LzTJrLPP5dCWLtqB8KxuGqwgg0jmNU3 X-Received: by 2002:a17:906:fcb2:b0:8aa:c105:f0bf with SMTP id qw18-20020a170906fcb200b008aac105f0bfmr12559101ejb.17.1678116900819; Mon, 06 Mar 2023 07:35:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1678116900; cv=none; d=google.com; s=arc-20160816; b=dxJWcVYcGCKQK+3aZQOtu88txcZxG4LM+hx59y1RHkaG9iTx/ogHR3NBj2RK4ybFkL hV/8IhTWTe+cLe7iv9/ddi8dI55YUGmp9NNoOK8eRxCqWU2jRobcoEKh4mVLdSTFjHyT ARJjHMpNuCETrR7eOZdUQrVt7aRr5sduDke9FMFju8ifCHGXfbcosmOTSDpCucMvwp1z J9eDTYSK4A55O+MbGbIT+23+Tf4eHNeWIikbODiRIxiWIhSj1m9XIRphGUYETttB5W/j ivsbfrTMAoglHV1XY988svU/83fO992Od9ntG5DxlxLMKDhaAyoLXIuUU+cjADKp2KHO 3AKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Mt4PnJhS2YRcl1V5hJsj3yA+GagqVnLSKo0OGCRHctc=; b=xz3izd+DjaiJyVnRFuaul74Ulvvp250TRgFMJ17YBY9FYgYdwy9puXr0YHse1L3Ggd Pag7+XpLLbptT/U68pYm/xK56Zcdp/AzYHakSqUVRDgRbvdeSy23QlW1YioyzauouNMN YkLuKBYdt/LHx4ZqhOMUzDXd8Yu5wIJvMK9/FHqOP1b2NBUjiXg74ioVNXR16h7kzIRU aH5O7fXOB8jAidvHfXsxWRS9rLZ1Ot0IfRRbYnjmi4AO3uXDDAIsohEbiB6UV+MMGMic JgOhO5RXLK+VH8K6f/4vY/U4sOCCSnjoJN6wMLSqiXR/PIv6RiEASnsMyBikmLv7Np1P iUAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CQnRbnfu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t22-20020a1709064f1600b008e259a32ab3si9812538eju.934.2023.03.06.07.34.36; Mon, 06 Mar 2023 07:35:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CQnRbnfu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229895AbjCFPdR (ORCPT <rfc822;toshivichauhan@gmail.com> + 99 others); Mon, 6 Mar 2023 10:33:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59038 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230121AbjCFPdL (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 6 Mar 2023 10:33:11 -0500 Received: from mail-pj1-x1032.google.com (mail-pj1-x1032.google.com [IPv6:2607:f8b0:4864:20::1032]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9ED6C30D1 for <linux-kernel@vger.kernel.org>; Mon, 6 Mar 2023 07:32:40 -0800 (PST) Received: by mail-pj1-x1032.google.com with SMTP id ce8-20020a17090aff0800b0023a61cff2c6so7788827pjb.0 for <linux-kernel@vger.kernel.org>; Mon, 06 Mar 2023 07:32:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1678116760; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=Mt4PnJhS2YRcl1V5hJsj3yA+GagqVnLSKo0OGCRHctc=; b=CQnRbnfuwO2EE097d2GHPjRyr3PHyjthwep650jJ46Ud18aYxadBX7amPPsMMh38lb L8/pVM5WWPsSyVMfFzEnSThuzKt6ineBxxCG8zVFCkCfXxxhztQ08n7VZXDPBtvjF60y TYbhHBoG1v9tjhn82LymUPbXe5y0SBGZSiWQeh0ZiykIFizKwfbnJRXK2tWFqhBbd7Xs ySBgIg0WjGema48SQ0VMYS1a2s/1K4jmtP2YgsGSL9P+tHCXvtxOga/Zfm+mV8HHn+q8 oCpqhQX6/cdYMvJEhMMwvHSAmWYT5iaEZt5sexDETg/WZC5ORwdM+o0NEuLGAiHrvYp6 bAMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1678116760; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Mt4PnJhS2YRcl1V5hJsj3yA+GagqVnLSKo0OGCRHctc=; b=UbfapI7jysAqYobsAE5rpn6/RkuMe2Xq0QKDFpmINMNwHLLkuLf0l9k8Lhijg7xvbl FJ2kk1kh5UgBBIx81cy7HnWYmPzYEvRRH5U41ODffjmlOS8+FPz4nD6WaBd/iiRvTv0h bpIVz+lkUDVhxEICHxRkgZZW/5wAAWDXKzr7Ib9lV6dt+DS1BBgJXIlQ+RLXUUPP9yQx kRlnvqUN1fNe++brOmjGaRURds7Eh49YMmGbbpuouJPX0JIemCgBYaC3CRp3MTSqrZ+i 7s+U6Y/M93EVn3rctde0ZddB78rfZK9lZFxR0VBpPjsH9ParSxi82I7rIlmgBxQeBw7J +YCA== X-Gm-Message-State: AO0yUKVg5r+ETzNO/2pnWloa+gcuPnBC5wFzPatnhidRTIBI3+U7JGRi jdiaEXWaMsQTjAmNXiJOSyYb X-Received: by 2002:a17:902:d4cc:b0:19b:dbf7:f9ca with SMTP id o12-20020a170902d4cc00b0019bdbf7f9camr15257570plg.0.1678116759945; Mon, 06 Mar 2023 07:32:39 -0800 (PST) Received: from localhost.localdomain ([59.97.52.140]) by smtp.gmail.com with ESMTPSA id kl4-20020a170903074400b0019a7c890c61sm6837430plb.252.2023.03.06.07.32.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Mar 2023 07:32:39 -0800 (PST) From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: andersson@kernel.org, lpieralisi@kernel.org, kw@linux.com, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org Cc: konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, quic_srichara@quicinc.com, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Subject: [PATCH 00/19] Qcom PCIe cleanups and improvements Date: Mon, 6 Mar 2023 21:02:03 +0530 Message-Id: <20230306153222.157667-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759633107235123297?= X-GMAIL-MSGID: =?utf-8?q?1759633107235123297?= |
Series |
Qcom PCIe cleanups and improvements
|
|
Message
Manivannan Sadhasivam
March 6, 2023, 3:32 p.m. UTC
Hi, This series brings in several code cleanups and improvements to the Qualcomm PCIe controller drivers (RC and EP). The cleanup part mostly cleans up the bitfield definitions and transitions to bulk APIs for clocks, and resets. The improvement part renames the "mmio" region to "mhi" as per Qualcomm's internal documentation EP driver and also adds the debugfs entry to track link transition count in RC driver. Testing ------- I have tested this series on SDM845, SM8250 and SC8280XP based platforms. However, I'm counting on Qualcomm folks CCed to do testing on older IPQ/APQ platforms. Merging Strategy ---------------- Binding and driver patches through PCI tree and DTS patches through Qcom tree. NOTE: For the sake of maintaining dependency, I've clubbed both cleanup and improvement patches in the same series. If any of the maintainers prefer to have them splitted, please let me know. Thanks, Mani Manivannan Sadhasivam (19): PCI: qcom: Remove PCIE20_ prefix from register definitions PCI: qcom: Sort and group registers and bitfield definitions PCI: qcom: Use bitfield definitions for register fields PCI: qcom: Add missing macros for register fields PCI: qcom: Use lower case for hex PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.1.0 PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 1.0.0 PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.2 PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.3 PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.3.3 PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.4.0 PCI: qcom: Use macros for defining total no. of clocks & supplies dt-bindings: PCI: qcom-ep: Rename "mmio" region to "mhi" PCI: qcom-ep: Rename "mmio" region to "mhi" dt-bindings: PCI: qcom: Add "mhi" register region to supported SoCs arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes arm64: dts: qcom: sm8250: Add "mhi" region to the PCIe nodes arm64: dts: qcom: sc8280xp: Add "mhi" region to the PCIe nodes PCI: qcom: Expose link transition counts via debugfs .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 6 +- .../devicetree/bindings/pci/qcom,pcie.yaml | 12 +- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 15 +- arch/arm64/boot/dts/qcom/sdm845.dtsi | 6 +- arch/arm64/boot/dts/qcom/sm8250.dtsi | 9 +- drivers/pci/controller/dwc/pcie-qcom-ep.c | 38 +- drivers/pci/controller/dwc/pcie-qcom.c | 1009 ++++++----------- 7 files changed, 414 insertions(+), 681 deletions(-)