Message ID | 20230302052511.1918-1-xin3.li@intel.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp4062971wrd; Wed, 1 Mar 2023 21:51:32 -0800 (PST) X-Google-Smtp-Source: AK7set/cION6GBIDlzrP0HCpJ+fUqTRAgYNe9hvrk0atnG/IUdiy8NAfsVh00VJes9hM4mnAepZ2 X-Received: by 2002:a17:906:c210:b0:8b1:3191:286f with SMTP id d16-20020a170906c21000b008b13191286fmr10170448ejz.25.1677736291949; Wed, 01 Mar 2023 21:51:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1677736291; cv=none; d=google.com; s=arc-20160816; b=aZtcMkFipX+wN4mXZG69Kr6iu6Ob/Rfbn9dd3LelUsQR9u5aTygIWpzeP35ElrOG4Y GZG6jhwsQHFXr5HXBPl5h84gNZuBvGHuca2wTQ+4Yiz8CuYETLlBg7RGe019Xo+2rGth nL2VmUUtds0BYA7THQqP8U4zlf4JeAgpYVO4Jryc6JVrHdPUgGBIQ9fwRn4u89AK/jw8 /J6UcCM1E5Fsd+7kh6VroTQIeOoZsoRXEtl1Z23i4PfawG3AzHDOClKB6jmLbTm4FqS8 43khdFvvIzf2ogNDo01Xq/X8saW0sPcyMxvAU2L4YWhHPJ81UCQkz/i3MxKrbdATpJzt qr1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=3NQflpPuM0Tv2TM+yCHMmuhCp7O7k3W0d8T9FDpfag4=; b=zVrAe+m15QLKo3Jx5B+DV5TnkMPQZjY0kDSzEbzyXToHdeSlDFQW/LS43TIKv/Biwh cqVc5JoQlSpR8mhPaWJeJvZJa8ikIrVeW8df7lfwhCE2ibFTYW2j7JOkWXf1ASO50J/d tTeUjGzPr8TBDvxaIibc+PYVz9Y7QQpjwgGI7AOiJYJcHWKMkmHuFDbGATJn9p4R4XwJ Txl8FDBMfZ/HHQouUfJDUj6Sxr/sx75tT/O1996QFQ529au06cwriGEzji9r9oavFERG fEGbOgTugPJzuoYOzzB0tgHNsEp8yb2aMclye86xMqNwHOQmtzlkmXg5bN54pVwmQCZN k6MQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=JLhtSfYM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u2-20020a17090617c200b008c9434c4b8asi16388584eje.234.2023.03.01.21.51.08; Wed, 01 Mar 2023 21:51:31 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=JLhtSfYM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229713AbjCBFut (ORCPT <rfc822;davidbtadokoro@gmail.com> + 99 others); Thu, 2 Mar 2023 00:50:49 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44428 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229501AbjCBFur (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 2 Mar 2023 00:50:47 -0500 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 118761448A; Wed, 1 Mar 2023 21:50:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1677736246; x=1709272246; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=j9UK5yLe+NgfhzXs68GFHPbFNCoEwiNOVhqTdDSsIZY=; b=JLhtSfYMuWmtc2O6f4BV1Qqp46tWnxxP765OfJIHY3QSrWLYvqVTW9U6 6Makcn8+kBd3DUL9T+Cjmsa+vLuU9I011bGhbpO0Tzbxc4+uBW+y+n+Lf sgxdrflU3jxq9+FHVGlfF//EOGGmNixCz9Dw8KKWLBXq3u0ggyZLVZhfh W1qS5hti0/tOjUzRiM5yHuF2s2/tsgANYah/OY2rlFJBPNjpsusaD6sF1 7iAPzXvo2eWwlK0NwxEWi8+cpmaeQyS830VtUQkWfQV7ob4DineYvwMiM QBc/PZXNduViWHKkCx8BqAhVV7CA596ccHrOGcbR8U1pi1g0T5wc5+ecg Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10636"; a="420886986" X-IronPort-AV: E=Sophos;i="5.98,226,1673942400"; d="scan'208";a="420886986" Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Mar 2023 21:50:45 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10636"; a="920530863" X-IronPort-AV: E=Sophos;i="5.98,226,1673942400"; d="scan'208";a="920530863" Received: from unknown (HELO fred..) ([172.25.112.68]) by fmsmga006.fm.intel.com with ESMTP; 01 Mar 2023 21:50:44 -0800 From: Xin Li <xin3.li@intel.com> To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com Subject: [PATCH v4 00/34] x86: enable FRED for x86-64 Date: Wed, 1 Mar 2023 21:24:37 -0800 Message-Id: <20230302052511.1918-1-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759234009974584940?= X-GMAIL-MSGID: =?utf-8?q?1759234009974584940?= |
Series |
x86: enable FRED for x86-64
|
|
Message
Li, Xin3
March 2, 2023, 5:24 a.m. UTC
This patch set enables FRED for x86-64, and it's based on the previous LKGS patch set. The Intel flexible return and event delivery (FRED) architecture defines simple new transitions that change privilege level (ring transitions). The FRED architecture was designed with the following goals: 1) Improve overall performance and response time by replacing event delivery through the interrupt descriptor table (IDT event delivery) and event return by the IRET instruction with lower latency transitions. 2) Improve software robustness by ensuring that event delivery establishes the full supervisor context and that event return establishes the full user context. The new transitions defined by the FRED architecture are FRED event delivery and, for returning from events, two FRED return instructions. FRED event delivery can effect a transition from ring 3 to ring 0, but it is used also to deliver events incident to ring 0. One FRED instruction (ERETU) effects a return from ring 0 to ring 3, while the other (ERETS) returns while remaining in ring 0. Search for the latest FRED spec in most search engines with this search pattern: site:intel.com FRED (flexible return and event delivery) specification As of now there is no publicly avaiable CPU supporting FRED, thus the Intel Simics® Simulator is used as software development and testing vehicles. And it can be downloaded from: https://www.intel.com/content/www/us/en/developer/articles/tool/simics-simulator.html To enable FRED, Simics package 8112 QSP-CPU needs to be installed with CPU model configured as: $cpu_comp_class = "x86-experimental-fred" Longer term, we should refactor common code shared by FRED and IDT into common shared files, and contain IDT code using a new config CONFIG_X86_IDT. Changes since v3: * Call external_interrupt() for VMX IRQ reinjection when FRED is enabled. * Execute "int $2" for VMX NMI reinjection when FRED is enabled. * Rename csl/ssl of the pt_regs structure to csx/ssx (x for extended) (Andrew Cooper). Changes since v2: * Improve comments for changes in arch/x86/include/asm/idtentry.h. Changes since v1: * call irqentry_nmi_{enter,exit}() in both IDT and FRED debug fault kernel handler (Peter Zijlstra). * Initialize a FRED exception handler to fred_bad_event() instead of NULL if no FRED handler defined for an exception vector (Peter Zijlstra). * Push calling irqentry_{enter,exit}() and instrumentation_{begin,end}() down into individual FRED exception handlers, instead of in the dispatch framework (Peter Zijlstra). H. Peter Anvin (Intel) (24): x86/traps: let common_interrupt() handle IRQ_MOVE_CLEANUP_VECTOR x86/traps: add a system interrupt table for system interrupt dispatch x86/traps: add external_interrupt() to dispatch external interrupts x86/cpufeature: add the cpu feature bit for FRED x86/opcode: add ERETU, ERETS instructions to x86-opcode-map x86/objtool: teach objtool about ERETU and ERETS x86/cpu: add X86_CR4_FRED macro x86/fred: add Kconfig option for FRED (CONFIG_X86_FRED) x86/fred: if CONFIG_X86_FRED is disabled, disable FRED support x86/cpu: add MSR numbers for FRED configuration x86/fred: header file with FRED definitions x86/fred: make unions for the cs and ss fields in struct pt_regs x86/fred: reserve space for the FRED stack frame x86/fred: add a page fault entry stub for FRED x86/fred: add a debug fault entry stub for FRED x86/fred: add a NMI entry stub for FRED x86/fred: FRED entry/exit and dispatch code x86/fred: FRED initialization code x86/fred: update MSR_IA32_FRED_RSP0 during task switch x86/fred: let ret_from_fork() jmp to fred_exit_user when FRED is enabled x86/fred: disallow the swapgs instruction when FRED is enabled x86/fred: no ESPFIX needed when FRED is enabled x86/fred: allow single-step trap and NMI when starting a new thread x86/fred: allow FRED systems to use interrupt vectors 0x10-0x1f Xin Li (10): x86/traps: add install_system_interrupt_handler() x86/traps: export external_interrupt() for VMX IRQ reinjection x86/fred: header file for event types x86/fred: add a machine check entry stub for FRED x86/fred: fixup fault on ERETU by jumping to fred_entrypoint_user x86/ia32: do not modify the DPL bits for a null selector x86/fred: allow dynamic stack frame size x86/fred: disable FRED by default in its early stage KVM: x86/vmx: call external_interrupt() for IRQ reinjection when FRED is enabled KVM: x86/vmx: execute "int $2" for NMI reinjection when FRED is enabled .../admin-guide/kernel-parameters.txt | 4 + arch/x86/Kconfig | 9 + arch/x86/entry/Makefile | 5 +- arch/x86/entry/entry_32.S | 2 +- arch/x86/entry/entry_64.S | 5 + arch/x86/entry/entry_64_fred.S | 59 +++++ arch/x86/entry/entry_fred.c | 234 ++++++++++++++++++ arch/x86/entry/vsyscall/vsyscall_64.c | 2 +- arch/x86/include/asm/cpufeatures.h | 1 + arch/x86/include/asm/disabled-features.h | 8 +- arch/x86/include/asm/entry-common.h | 3 + arch/x86/include/asm/event-type.h | 17 ++ arch/x86/include/asm/extable_fixup_types.h | 4 +- arch/x86/include/asm/fred.h | 131 ++++++++++ arch/x86/include/asm/idtentry.h | 76 +++++- arch/x86/include/asm/irq.h | 5 + arch/x86/include/asm/irq_vectors.h | 15 +- arch/x86/include/asm/msr-index.h | 13 +- arch/x86/include/asm/processor.h | 12 +- arch/x86/include/asm/ptrace.h | 36 ++- arch/x86/include/asm/switch_to.h | 10 +- arch/x86/include/asm/thread_info.h | 35 +-- arch/x86/include/asm/traps.h | 13 + arch/x86/include/asm/vmx.h | 17 +- arch/x86/include/uapi/asm/processor-flags.h | 2 + arch/x86/kernel/Makefile | 1 + arch/x86/kernel/apic/apic.c | 11 +- arch/x86/kernel/apic/vector.c | 8 +- arch/x86/kernel/cpu/acrn.c | 7 +- arch/x86/kernel/cpu/common.c | 88 ++++--- arch/x86/kernel/cpu/mce/core.c | 11 + arch/x86/kernel/cpu/mshyperv.c | 22 +- arch/x86/kernel/espfix_64.c | 8 + arch/x86/kernel/fred.c | 73 ++++++ arch/x86/kernel/head_32.S | 3 +- arch/x86/kernel/idt.c | 6 +- arch/x86/kernel/irq.c | 6 +- arch/x86/kernel/irqinit.c | 7 +- arch/x86/kernel/kvm.c | 4 +- arch/x86/kernel/nmi.c | 28 +++ arch/x86/kernel/process.c | 5 + arch/x86/kernel/process_64.c | 21 +- arch/x86/kernel/signal_32.c | 21 +- arch/x86/kernel/traps.c | 175 +++++++++++-- arch/x86/kvm/vmx/vmx.c | 27 +- arch/x86/lib/x86-opcode-map.txt | 2 +- arch/x86/mm/extable.c | 28 +++ arch/x86/mm/fault.c | 20 +- drivers/xen/events/events_base.c | 5 +- kernel/fork.c | 6 + tools/arch/x86/include/asm/cpufeatures.h | 1 + .../arch/x86/include/asm/disabled-features.h | 8 +- tools/arch/x86/include/asm/msr-index.h | 13 +- tools/arch/x86/lib/x86-opcode-map.txt | 2 +- tools/objtool/arch/x86/decode.c | 22 +- 55 files changed, 1181 insertions(+), 176 deletions(-) create mode 100644 arch/x86/entry/entry_64_fred.S create mode 100644 arch/x86/entry/entry_fred.c create mode 100644 arch/x86/include/asm/event-type.h create mode 100644 arch/x86/include/asm/fred.h create mode 100644 arch/x86/kernel/fred.c
Comments
We focused on testing those problematic cases (kvm:hyperv_clock, kvm:hyperv_features, kvm:xen_vmcall_test, kvm:hyperv_ipi, kvm:hyperv_tlb_flush and bpf:test_progs) first, and found that they were all good on Intel Simics® Simulator w/ FRED model 6.2.0+ w/ this v4 patch set, and the rest of the cases were still running. Thanks --Shan On Wed, 2023-03-01 at 21:24 -0800, Xin Li wrote: > This patch set enables FRED for x86-64, and it's based on the previous LKGS > patch set. > > The Intel flexible return and event delivery (FRED) architecture defines > simple > new transitions that change privilege level (ring transitions). The FRED > architecture was designed with the following goals: > 1) Improve overall performance and response time by replacing event delivery > through the interrupt descriptor table (IDT event delivery) and event return > by > the IRET instruction with lower latency transitions. > 2) Improve software robustness by ensuring that event delivery establishes the > full supervisor context and that event return establishes the full user > context. > > The new transitions defined by the FRED architecture are FRED event delivery > and, > for returning from events, two FRED return instructions. FRED event delivery > can > effect a transition from ring 3 to ring 0, but it is used also to deliver > events > incident to ring 0. One FRED instruction (ERETU) effects a return from ring 0 > to > ring 3, while the other (ERETS) returns while remaining in ring 0. > > Search for the latest FRED spec in most search engines with this search > pattern: > > site:intel.com FRED (flexible return and event delivery) specification > > As of now there is no publicly avaiable CPU supporting FRED, thus the Intel > Simics® Simulator is used as software development and testing vehicles. And > it can be downloaded from: > > https://www.intel.com/content/www/us/en/developer/articles/tool/simics-simulator.html > > To enable FRED, Simics package 8112 QSP-CPU needs to be installed with CPU > model configured as: > $cpu_comp_class = "x86-experimental-fred" > > Longer term, we should refactor common code shared by FRED and IDT into common > shared files, and contain IDT code using a new config CONFIG_X86_IDT. > > Changes since v3: > * Call external_interrupt() for VMX IRQ reinjection when FRED is enabled. > * Execute "int $2" for VMX NMI reinjection when FRED is enabled. > * Rename csl/ssl of the pt_regs structure to csx/ssx (x for extended) > (Andrew Cooper). > > Changes since v2: > * Improve comments for changes in arch/x86/include/asm/idtentry.h. > > Changes since v1: > * call irqentry_nmi_{enter,exit}() in both IDT and FRED debug fault kernel > handler (Peter Zijlstra). > * Initialize a FRED exception handler to fred_bad_event() instead of NULL > if no FRED handler defined for an exception vector (Peter Zijlstra). > * Push calling irqentry_{enter,exit}() and instrumentation_{begin,end}() > down into individual FRED exception handlers, instead of in the dispatch > framework (Peter Zijlstra). > > H. Peter Anvin (Intel) (24): > x86/traps: let common_interrupt() handle IRQ_MOVE_CLEANUP_VECTOR > x86/traps: add a system interrupt table for system interrupt dispatch > x86/traps: add external_interrupt() to dispatch external interrupts > x86/cpufeature: add the cpu feature bit for FRED > x86/opcode: add ERETU, ERETS instructions to x86-opcode-map > x86/objtool: teach objtool about ERETU and ERETS > x86/cpu: add X86_CR4_FRED macro > x86/fred: add Kconfig option for FRED (CONFIG_X86_FRED) > x86/fred: if CONFIG_X86_FRED is disabled, disable FRED support > x86/cpu: add MSR numbers for FRED configuration > x86/fred: header file with FRED definitions > x86/fred: make unions for the cs and ss fields in struct pt_regs > x86/fred: reserve space for the FRED stack frame > x86/fred: add a page fault entry stub for FRED > x86/fred: add a debug fault entry stub for FRED > x86/fred: add a NMI entry stub for FRED > x86/fred: FRED entry/exit and dispatch code > x86/fred: FRED initialization code > x86/fred: update MSR_IA32_FRED_RSP0 during task switch > x86/fred: let ret_from_fork() jmp to fred_exit_user when FRED is > enabled > x86/fred: disallow the swapgs instruction when FRED is enabled > x86/fred: no ESPFIX needed when FRED is enabled > x86/fred: allow single-step trap and NMI when starting a new thread > x86/fred: allow FRED systems to use interrupt vectors 0x10-0x1f > > Xin Li (10): > x86/traps: add install_system_interrupt_handler() > x86/traps: export external_interrupt() for VMX IRQ reinjection > x86/fred: header file for event types > x86/fred: add a machine check entry stub for FRED > x86/fred: fixup fault on ERETU by jumping to fred_entrypoint_user > x86/ia32: do not modify the DPL bits for a null selector > x86/fred: allow dynamic stack frame size > x86/fred: disable FRED by default in its early stage > KVM: x86/vmx: call external_interrupt() for IRQ reinjection when FRED > is enabled > KVM: x86/vmx: execute "int $2" for NMI reinjection when FRED is > enabled > > .../admin-guide/kernel-parameters.txt | 4 + > arch/x86/Kconfig | 9 + > arch/x86/entry/Makefile | 5 +- > arch/x86/entry/entry_32.S | 2 +- > arch/x86/entry/entry_64.S | 5 + > arch/x86/entry/entry_64_fred.S | 59 +++++ > arch/x86/entry/entry_fred.c | 234 ++++++++++++++++++ > arch/x86/entry/vsyscall/vsyscall_64.c | 2 +- > arch/x86/include/asm/cpufeatures.h | 1 + > arch/x86/include/asm/disabled-features.h | 8 +- > arch/x86/include/asm/entry-common.h | 3 + > arch/x86/include/asm/event-type.h | 17 ++ > arch/x86/include/asm/extable_fixup_types.h | 4 +- > arch/x86/include/asm/fred.h | 131 ++++++++++ > arch/x86/include/asm/idtentry.h | 76 +++++- > arch/x86/include/asm/irq.h | 5 + > arch/x86/include/asm/irq_vectors.h | 15 +- > arch/x86/include/asm/msr-index.h | 13 +- > arch/x86/include/asm/processor.h | 12 +- > arch/x86/include/asm/ptrace.h | 36 ++- > arch/x86/include/asm/switch_to.h | 10 +- > arch/x86/include/asm/thread_info.h | 35 +-- > arch/x86/include/asm/traps.h | 13 + > arch/x86/include/asm/vmx.h | 17 +- > arch/x86/include/uapi/asm/processor-flags.h | 2 + > arch/x86/kernel/Makefile | 1 + > arch/x86/kernel/apic/apic.c | 11 +- > arch/x86/kernel/apic/vector.c | 8 +- > arch/x86/kernel/cpu/acrn.c | 7 +- > arch/x86/kernel/cpu/common.c | 88 ++++--- > arch/x86/kernel/cpu/mce/core.c | 11 + > arch/x86/kernel/cpu/mshyperv.c | 22 +- > arch/x86/kernel/espfix_64.c | 8 + > arch/x86/kernel/fred.c | 73 ++++++ > arch/x86/kernel/head_32.S | 3 +- > arch/x86/kernel/idt.c | 6 +- > arch/x86/kernel/irq.c | 6 +- > arch/x86/kernel/irqinit.c | 7 +- > arch/x86/kernel/kvm.c | 4 +- > arch/x86/kernel/nmi.c | 28 +++ > arch/x86/kernel/process.c | 5 + > arch/x86/kernel/process_64.c | 21 +- > arch/x86/kernel/signal_32.c | 21 +- > arch/x86/kernel/traps.c | 175 +++++++++++-- > arch/x86/kvm/vmx/vmx.c | 27 +- > arch/x86/lib/x86-opcode-map.txt | 2 +- > arch/x86/mm/extable.c | 28 +++ > arch/x86/mm/fault.c | 20 +- > drivers/xen/events/events_base.c | 5 +- > kernel/fork.c | 6 + > tools/arch/x86/include/asm/cpufeatures.h | 1 + > .../arch/x86/include/asm/disabled-features.h | 8 +- > tools/arch/x86/include/asm/msr-index.h | 13 +- > tools/arch/x86/lib/x86-opcode-map.txt | 2 +- > tools/objtool/arch/x86/decode.c | 22 +- > 55 files changed, 1181 insertions(+), 176 deletions(-) > create mode 100644 arch/x86/entry/entry_64_fred.S > create mode 100644 arch/x86/entry/entry_fred.c > create mode 100644 arch/x86/include/asm/event-type.h > create mode 100644 arch/x86/include/asm/fred.h > create mode 100644 arch/x86/kernel/fred.c >