From patchwork Wed Mar 1 09:11:28 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ravi Gunasekaran X-Patchwork-Id: 5972 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:5915:0:0:0:0:0 with SMTP id v21csp3523077wrd; Wed, 1 Mar 2023 01:13:19 -0800 (PST) X-Google-Smtp-Source: AK7set+3VbkRvUZyoudUEC4MzhsrS7hTfaJaMCtPivW34M/1JC0J02gsUhOvvpERxVXDLJWc4zxi X-Received: by 2002:a17:906:4910:b0:8b1:3b95:cf3f with SMTP id b16-20020a170906491000b008b13b95cf3fmr5120237ejq.70.1677661999793; Wed, 01 Mar 2023 01:13:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1677661999; cv=none; d=google.com; s=arc-20160816; b=lmewkyptm3ncfaTmvhso7SAlC6qCbecVx4xHBFVw1l8y94YwXs9YdlFfZUnKp4ASe6 nLKz/+7Jdy7pc6tEgZyRlpY93w4hijnzfSrGGOdRrrKYHyeUjw8itUCPjW4eyMtKHlc0 wft47uBbjoXJ3Xnbc/ZJloPPmIDdpo1UzgByUnwlXY0nvzZnGmhxguRxRvDJDYEx2BKn B6ZEityoyteB+HnchsABXxyjtsUXQQIahk2nZGgIX7UR/+JqaKTqPDqQv+wZVksuchyn TknVZvvTiOShibhoukegYyKA8zowV+MzUiRU5IK9CvDX6qUD2z0JU4Ms2qAiyDTJF6PJ CUBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=TJWYbicfBYzPzIVzsXpkVtmfvrf468w3Nh0nqscUzcQ=; b=S9eXm7Zwvedv4O+/Xb6F3zN6O6Nipc/hYfbjEOeByuuB+qntugFjYCoczjVtoG2R6C 2Ushu1Fx4q8kIl/h1KY/r33Pji9PGA2U9JgUWO3yRd3SVciOI+bXHqyN2wKIHDBxqbPG 8fjncrwnFg2IvFb/bsfx2xj3TmxuOr4VgWwo7Hu5kDxQyFOJiSsyI1oSN0smzBwsrvBZ TJElneAExqBYaGByQLs0Y4ZUlaqfNwJKaBleNcQrSn0Wfuv8ctMP/l1I07x+KulJDOD0 WK31tA4OymTkeUqbTu/fvniuShGgw5OpA7B40y0ZBEy66wnM/uTZAmpwoWNP4DSDNP4W U5ug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XelAGkGa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dt10-20020a170906b78a00b008b17aec02fesi1355164ejb.624.2023.03.01.01.12.57; Wed, 01 Mar 2023 01:13:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XelAGkGa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229501AbjCAJMC (ORCPT + 99 others); Wed, 1 Mar 2023 04:12:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34080 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229613AbjCAJL7 (ORCPT ); Wed, 1 Mar 2023 04:11:59 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2085A2A6C0; Wed, 1 Mar 2023 01:11:58 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3219BfOZ105549; Wed, 1 Mar 2023 03:11:41 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1677661901; bh=TJWYbicfBYzPzIVzsXpkVtmfvrf468w3Nh0nqscUzcQ=; h=From:To:CC:Subject:Date; b=XelAGkGac4ga9+A/CojMM0UcI41c0/NCdDDrf5S/2M6hq9jY+nVjp1GIOvQRHr+m6 HRXAFyg5w+KARAGihFoFSCzED30oJOuTT8uAeuZA3kK89zgYNW8MkZ27ZW0thWvSXZ k0I5mf8ksh4WMABhaDQjlTqNOxWfio2U5askLLy0= Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3219BfGC055726 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 1 Mar 2023 03:11:41 -0600 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 1 Mar 2023 03:11:41 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 1 Mar 2023 03:11:41 -0600 Received: from uda0500640.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3219Bbb9088843; Wed, 1 Mar 2023 03:11:37 -0600 From: Ravi Gunasekaran To: , , , , , , , , CC: , , Subject: [PATCH v12 0/8] arm64: j721s2: Add support for additional IPs Date: Wed, 1 Mar 2023 14:41:28 +0530 Message-ID: <20230301091136.17862-1-r-gunasekaran@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1759156109059224599?= X-GMAIL-MSGID: =?utf-8?q?1759156109059224599?= The following series of patches add support for the following on J721S2 common processor board, - USB - SerDes - OSPI - PCIe Changes from v11: * Cleaned up comments for disabled nodes * Removed deprecated properties for flash node Changes from v10: * Removed the ti,j721e-system-controller bindings document patch introduced in v9 * Updated mux-controller node with "reg" property to fix dtbs warnings * For the nodes which are disabled by default, added comments to provide the reason behind it * Dropped Link tags in all patches Changes from v9: * Disabled nodes in main.dtsi and enable them in the board specific DT file Changes from v8: * Update the ti,j721e-system-controller bindings document * Fix dtbs warnings Changes from v7: * Fix node names as per bindings document Changes from v6: * Changes to ti,j721s2-wiz-10g compatible string from ti,am64-wiz-10g but requires this series to be merged first Ref: https://lore.kernel.org/linux-arm-kernel/20221122092203.762308-1-mranostay@ti.com/ * Removed unused pcie1_ep based on feedback * Switch from incorrect "ti,j721e-system-controller", "syscon", "simple-mfd" compatible for SPI node to "simple-bus" Changes from v5: * Removed Cc from commit messages to reduce clutter * Squashed changes for device tree nodes that get modified latter in the patchset series Changes from v4: * Add my Signed-off-by lines to all patchsets Changes from v3: * Rebased changes on top of '[PATCH 00/12] TI J7x Disable Incomplete DT Nodes' * Removed "dt-bindings: PCI: Add host mode device-id for j721s2 platform" patch and send it own series to avoid a dependency that would hold up other patches in this series. Changes from v2: * Added PCIe RC + EP enablement patchsets * Added device-id for j722s2 PCIe host in dt documentation * Reworked SERDES + WIZ enablement patchset to use properies for clocks defines versus entire devicetree nodes. Results in cleaner code that doesn't break dt-schema or the driver functionality. Changes from v1: * Resolve issues with dt schema reporting * Minor changes related to consistency on node naming and value v11: https://lore.kernel.org/all/20230224102438.6541-1-r-gunasekaran@ti.com/ v10: https://lore.kernel.org/all/20230221120612.27366-1-r-gunasekaran@ti.com/ v9: https://lore.kernel.org/all/20230220111408.9476-1-r-gunasekaran@ti.com/ v8: https://lore.kernel.org/all/20230123095733.31657-1-r-gunasekaran@ti.com/ v7: https://lore.kernel.org/all/20221122101616.770050-1-mranostay@ti.com/ v6: https://lore.kernel.org/all/20221119040906.9495-1-mranostay@ti.com/ v5: https://lore.kernel.org/all/20221103044125.172864-1-mranostay@ti.com/ v4: https://lore.kernel.org/all/20221101033204.33048-1-mranostay@ti.com/ v3: https://lore.kernel.org/all/20220921031327.4135-1-mranostay@ti.com/ v2: https://lore.kernel.org/all/20220908011911.3319-1-mranostay@ti.com/ v1: https://lore.kernel.org/all/20220125131113.727-1-a-govindraju@ti.com/ Aswath Govindraju (7): arm64: dts: ti: k3-j721s2-main: Add support for USB arm64: dts: ti: k3-j721s2-mcu-wakeup: Add support of OSPI arm64: dts: ti: k3-j721s2-common-proc-board: Enable SERDES0 arm64: dts: ti: k3-j721s2-common-proc-board: Add USB support arm64: dts: ti: k3-j721s2: Add support for OSPI Flashes arm64: dts: ti: k3-j721s2-main: Add PCIe device tree node arm64: dts: ti: k3-j721s2-common-proc-board: Enable PCIe Matt Ranostay (1): arm64: dts: ti: k3-j721s2-main: Add SERDES and WIZ device tree node .../dts/ti/k3-j721s2-common-proc-board.dts | 96 +++++++++++ arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 149 ++++++++++++++++++ .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 46 ++++++ arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 41 +++++ 4 files changed, 332 insertions(+)