From patchwork Wed Jan 18 12:59:31 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Achal Verma X-Patchwork-Id: 4174 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2340957wrn; Wed, 18 Jan 2023 05:38:13 -0800 (PST) X-Google-Smtp-Source: AMrXdXuZjn5Mbh2nmuwzFBMKA6RrxsolvlW38p2BcSBCtSpAKOoWURIIhWHVnoUPRsIwf83bpszJ X-Received: by 2002:a17:907:6746:b0:871:2051:637a with SMTP id qm6-20020a170907674600b008712051637amr7667891ejc.60.1674049092854; Wed, 18 Jan 2023 05:38:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1674049092; cv=none; d=google.com; s=arc-20160816; b=B3vWfCN/24dT9asDkOeYEZ++JreYk7vDp7q1VNaray/YrYynleSoa3/Ddjw5h4x7l1 zY6g39HWlit7T0SidrO0O8TnI6aMps2bIq1MpXuAUi66JckZxT5HrqaMvY0Bi6jv3fEi RbvChRCFla1vrmDA3SFf4Hx//VWz8OaYSt9XQMjFyxPFo6SZmhCpwwIFPKW/qqFXi2Ug 54OsZaFfV4K5b7MJUiw3XsKdSRibotYvxd/uuPGRaBtBM3Lqm6UtgOmKhFsAzsJMdTXI MvVcbqnAEgNpiN6okzoSmgiFYSlRSQ+yN1MI1ifGmW/W7jRuWz1OqCCoWGyvyT9MSM/k 3p9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Rrp1kRwx0MGS+enp+4KSRGdA9RMC/KlL6Pz1/lL3dsk=; b=xCEu4ZZV+m7fcO0lj1Wb3flay0k2x7kQTz45FR6uhjmE61lIa4hZRSEgnDoGMlnkcZ fiMnTY7XCJGr3sJtl2dfBxZ6iCqRa0v/UQQ1jOnke1e2bvYe+qyPPnOszstwgKKFDzma 3WvdiIHGvhZdnkkmGTbXd/1wlXkgZhOPyUoitmVAECSLnC2Mah9eyWD3nXYtfUDJMsPs pqtscmN1A0/7gWehIqdKEtI3+SvU0FtuRv9eCbm+HYVOgoz4IOAqKIaE/KscJniDRBWD FEk2KzdQSTwtd/4su9nzhMEO/nnk5Clx9xEkt2PpuenKHTWFbGo+oZxpwo2MCYYON15g dQ7Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=am179xat; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id hz2-20020a1709072ce200b0085f373499eesi26789204ejc.578.2023.01.18.05.37.47; Wed, 18 Jan 2023 05:38:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=am179xat; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231216AbjARNdg (ORCPT + 99 others); Wed, 18 Jan 2023 08:33:36 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34462 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231247AbjARNc7 (ORCPT ); Wed, 18 Jan 2023 08:32:59 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 248F486EEC; Wed, 18 Jan 2023 04:59:59 -0800 (PST) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 30ICxc3K018296; Wed, 18 Jan 2023 06:59:38 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1674046778; bh=Rrp1kRwx0MGS+enp+4KSRGdA9RMC/KlL6Pz1/lL3dsk=; h=From:To:CC:Subject:Date; b=am179xat3X8XIpQ3Tszj8oBAN9uU/vDunwOJXbQqxPSpvcGr/eYPyDGIzv8tfgPcK 86xd6z7NN9lbr75jymxbGcdFoy9FyjuTJtHCGO8DNpCoTksM0YLsw4733EtJBG0UKy sdnQPSi1niddbmHm2m2+cv0mDJOsx9zzQG4w20ok= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 30ICxcFC010060 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 18 Jan 2023 06:59:38 -0600 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 18 Jan 2023 06:59:37 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 18 Jan 2023 06:59:38 -0600 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 30ICxbkF110604; Wed, 18 Jan 2023 06:59:37 -0600 From: Achal Verma To: , , , , , , , , , , , CC: , , , Subject: [PATCH v8 0/5] PCI: add 4x lane support for pci-j721e controllers Date: Wed, 18 Jan 2023 18:29:31 +0530 Message-ID: <20230118125936.3456716-1-a-verma1@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1755367701619618402?= X-GMAIL-MSGID: =?utf-8?q?1755367701619618402?= From: Matt Ranostay Adding of additional support to Cadence PCIe controller (i.e. pci-j721e.c) for up to 4x lanes, and reworking of driver to define maximum lanes per board configuration. Changes from v1: * Reworked 'PCI: j721e: Add PCIe 4x lane selection support' to not cause regressions on 1-2x lane platforms Changes from v2: * Correct dev_warn format string from %d to %u since lane count is a unsigned integer * Update CC list Changes from v3: * Use the max_lanes setting per chip for the mask size required since bootloader could have set num_lanes to a higher value that the device tree which would leave in an undefined state * Reorder patches do the previous change to not break bisect * Remove line breaking for dev_warn to allow better grepping and since no strict 80 columns anymore Changes from v4: * Correct invalid settings for j7200 PCIe RC + EP * Add j784s4 configuration for selection of 4x lanes Changes from v5: * Dropped 'PCI: j721e: Add warnings on num-lanes misconfiguration' patch from series * Reworded 'PCI: j721e: Add per platform maximum lane settings' commit message * Added yaml documentation and schema checks for ti,j721e-pci-* lane checking Changes from v6: * Fix wordwrapping in commit messages from ~65 columns to correct 75 columns * Re-ran get_maintainers.pl to add missing maintainers in CC Changes from v7: * Addressed review comments in ti,j721e-pci-ep.yaml and ti,j721e-pci-host.yaml from v6 * Added warn message if num-lanes property value is invalid. * Addressed build issue reported in https://lore.kernel.org/all/202211260346.4JvNnDdc-lkp@intel.com/ Matt Ranostay (5): dt-bindings: PCI: ti,j721e-pci-*: add checks for num-lanes PCI: j721e: Add per platform maximum lane settings PCI: j721e: Add PCIe 4x lane selection support dt-bindings: PCI: ti,j721e-pci-*: add j784s4-pci-* compatible strings PCI: j721e: add j784s4 PCIe configuration .../bindings/pci/ti,j721e-pci-ep.yaml | 40 ++++++++++++++-- .../bindings/pci/ti,j721e-pci-host.yaml | 40 ++++++++++++++-- drivers/pci/controller/cadence/pci-j721e.c | 46 +++++++++++++++++-- 3 files changed, 115 insertions(+), 11 deletions(-)