Message ID | 20230113152039.770054-1-babu.moger@amd.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp333167wrt; Fri, 13 Jan 2023 07:32:42 -0800 (PST) X-Google-Smtp-Source: AMrXdXsJ2l4hUWoijsMRLt/liY0quLhd19OjfGI5sFvsU1aPLypJxWKaeHOPQg63dLcCvfQl2Uh+ X-Received: by 2002:a05:6402:150b:b0:493:a6eb:874e with SMTP id f11-20020a056402150b00b00493a6eb874emr30870357edw.5.1673623962190; Fri, 13 Jan 2023 07:32:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1673623962; cv=pass; d=google.com; s=arc-20160816; b=AeUYo3+CUlc2VCMkyDCDhneVdJQ4RgYx9tJKS7xURjMksGrUyeQ5jQB6Yu+2/yaB7d ZV1a1eAfnlM1M603En/jMwMGfeQSfGWEbpFhiWzWWmeVoRhq0r95zVxZdtcFlGK+BWQ1 1v0Hw1fkeR1vx/CwzMz/ZBsDdoKVHMm6I2RhchTEg7I+e50k+QFnYCb0/Z1My5ebaUdU uN7ISpA3YrK0OS/mYGIHsg2Ua6vi3JZAGSsudrQE2f4wEVx0o/zpd0Vq5BM4yrh+80NO hrGt1s15lp52qlTJXhwZawaHU7UjO+v0Ml1KPIOvwB/YlFEHepNZxxn/f0R3b1hkclvp u0aQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=LVbxYjObH2chU6IYo1gc4dNZMnREAmNCpeq5WlsfrQ4=; b=kyTVShJFmsfqPq6a5ZpLsV8UCQellTPu32TY+aS2h352rCzhF8lpjusy3/3IE95K6b aK3fkHEubigHFCxdY79f7KYiXRrF1vWx3P/Yz5thh5nxcmbm3rM+1guxYSvKezRLalT2 EIbAbPz1VE/wMibvR2oQMSBgiIwR9qs9Wh9xu9NwBAKhPDGf61nQmIOvZanom0iVGU91 VbpT7O/IKdNs0ddk7/+QKiPUyKTQsNgX6YdKuJwPDRp6Nl7XME/CSBZs41HoQJo+uH/9 mQfZTgTcCm2+1DIIyTB+TAYBp3X68hhO3q6aSvt65C7RhRl18mQSpu8thDDJsI4UtqKS HVTQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amd.com header.s=selector1 header.b=yXK3kd+m; arc=pass (i=1 spf=pass spfdomain=amd.com dmarc=pass fromdomain=amd.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amd.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ds13-20020a0564021ccd00b004775e6e0511si21544888edb.445.2023.01.13.07.32.14; Fri, 13 Jan 2023 07:32:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amd.com header.s=selector1 header.b=yXK3kd+m; arc=pass (i=1 spf=pass spfdomain=amd.com dmarc=pass fromdomain=amd.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amd.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230125AbjAMP3K (ORCPT <rfc822;callmefire3@gmail.com> + 99 others); Fri, 13 Jan 2023 10:29:10 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46824 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230185AbjAMP2T (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 13 Jan 2023 10:28:19 -0500 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2065.outbound.protection.outlook.com [40.107.93.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6698F82FBD; Fri, 13 Jan 2023 07:21:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=U7GipbxUuk46YQO85oVbewVq37V70zWXxlcXyESF7nGlqwpaevW+uONLTJfEOZns3CSxE1ufushCwVaRuVcjzFcPRW8ipB5M6TVN+WthPBqP2hxhBANUADUwhPigfzJ0+SsVnLGJyDhNnNn2URIapiz7Jv4TRS5fo157GgmCGj3Iku9sLuKmmV4Fj+To706KBc79BIDlakcrVFa84zTw9yKForXIWLvJh9AZnKKjwFL0Y8qLgTWy93e6C3Jq3BGmh5UHchCjT1Hoca77xjPNqUTQEEH0Kr5U1seaH4ER9EvpXfEHqswLmVMt3kNDdKY895hTNGb61ULbf14r0/tDtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LVbxYjObH2chU6IYo1gc4dNZMnREAmNCpeq5WlsfrQ4=; b=HNT+7URV/0HnPgptJ9TDUTx3a8epvzVyTN5TtAVDM2XWVMDg0ei8oMCH31IGu3Jsm9GzSNeCaXno2IBsJtGndf2vnEMUz4WnbRGAQ+w4MVguT1lOcnocDO2ZlPchMbrW4WDaaoF/Qo6FvzoLCOlOz5ED/m71MVQZ8XZHx/vwS3T9XZk1B9qnPsCl8SapnV6m8/5kay5yKzT2cog+EehSA7YfsPd0/+JFiPJwVjkQPJopB/JOBEkM9pNVFt44rueMLvf8oNjECxbmsMHO0eY4KS/aibMoykTPjMs/Xq2i2y+pRp2kpeK+nroYF6zQ30BnSIepnsIQoVCkx3e654EMUg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lwn.net smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LVbxYjObH2chU6IYo1gc4dNZMnREAmNCpeq5WlsfrQ4=; b=yXK3kd+mXYnqrF2ZWA+MN96oBGtEu0noBwEeyd3E03x7GjdTEbeQifKFN4TPEvnpH0Ccxlquy3UXYmSuHlP/1EaPfXzhAAxhVHcpDTcEGkDf8FAJDz6JvENsM3kJGaaUqqFTJix/HJD31aFkzXDuvmq3/7OMy1xsk245xtIIJSI= Received: from BN8PR07CA0001.namprd07.prod.outlook.com (2603:10b6:408:ac::14) by SA0PR12MB4414.namprd12.prod.outlook.com (2603:10b6:806:9a::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.19; Fri, 13 Jan 2023 15:21:47 +0000 Received: from BN8NAM11FT080.eop-nam11.prod.protection.outlook.com (2603:10b6:408:ac:cafe::8c) by BN8PR07CA0001.outlook.office365.com (2603:10b6:408:ac::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.16 via Frontend Transport; Fri, 13 Jan 2023 15:21:47 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by BN8NAM11FT080.mail.protection.outlook.com (10.13.176.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6002.13 via Frontend Transport; Fri, 13 Jan 2023 15:21:46 +0000 Received: from bmoger-ubuntu.amd.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Fri, 13 Jan 2023 09:20:55 -0600 From: Babu Moger <babu.moger@amd.com> To: <corbet@lwn.net>, <reinette.chatre@intel.com>, <tglx@linutronix.de>, <mingo@redhat.com>, <bp@alien8.de> CC: <fenghua.yu@intel.com>, <dave.hansen@linux.intel.com>, <x86@kernel.org>, <hpa@zytor.com>, <paulmck@kernel.org>, <akpm@linux-foundation.org>, <quic_neeraju@quicinc.com>, <rdunlap@infradead.org>, <damien.lemoal@opensource.wdc.com>, <songmuchun@bytedance.com>, <peterz@infradead.org>, <jpoimboe@kernel.org>, <pbonzini@redhat.com>, <babu.moger@amd.com>, <chang.seok.bae@intel.com>, <pawan.kumar.gupta@linux.intel.com>, <jmattson@google.com>, <daniel.sneddon@linux.intel.com>, <sandipan.das@amd.com>, <tony.luck@intel.com>, <james.morse@arm.com>, <linux-doc@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <bagasdotme@gmail.com>, <eranian@google.com>, <christophe.leroy@csgroup.eu>, <jarkko@kernel.org>, <adrian.hunter@intel.com>, <quic_jiles@quicinc.com>, <peternewman@google.com> Subject: [PATCH v12 00/13] x86/resctrl: Support for AMD QoS new features Date: Fri, 13 Jan 2023 09:20:26 -0600 Message-ID: <20230113152039.770054-1-babu.moger@amd.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB04.amd.com (10.181.40.145) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT080:EE_|SA0PR12MB4414:EE_ X-MS-Office365-Filtering-Correlation-Id: ca3babf2-f6a7-4657-d55f-08daf579e27f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: LBr0BD8lhBx+Vw8Rww229cDBHSlIy0IHv1N9IaxT48Cs3SQnbRs43fKlaP3+IlCDL/0btn4/UfW7lvYbVf/DPSoT4+sKZ+2jkaUYZ1iNrwBemQLhUbFk4NY8aRJrzWZPDYWRTLuEr6n4YpGlkwI4O0RkIQW0NfIL0KZbp+4j/bnKEaydGbubigr+Mhg572Y6Jo6Q9OV76GqPA8VyLMJ1v2jsryFNxvmf21IAHGdyjF63TXoaq+nPvhs4eY8icjnT2x4FVHbEpw9PEuoCkZSBqvZqiwSSadViEahiLstLO4xkF+vx0Ut5VDDDVU4v8ql6+vHkY0mLlPaBLMAvpHXJm+vkbWyiKgtd5jOZxaXrQp2sJ66p5x5bo2+Js0KKKdK4Jn6p4ltvWAkS0qYoSUp6yBZw90kjl7dEQuQrvuJM82r2pQ4+JGFCNaZliHYQ4EnieoKFta/oJg8fuMA49VszKEir5YiasW5pu2PmzwERAtQCxmEZ1u0nPUiw0qK35NM95nDnDpLHZmhGLZlJ0E8EAlZMjBCGjyZhTSrK0FtOEiQUmtb+zYZp9zhqj8DYimdz3hYOtc2GPpFsSce2/4Ev90g6UfuUVjnOp/RInWHvLdGYqV+Vyl2TV8UPDHbxptJ7rtTyxbzbNOuSJcXpjX8V32vpeNbYsDXPIRWYDyVEn252gGD4v4gh03zaVVYXTn0m0euz4h8RqPvcsxX8LEBgV8wdE5uNZmqTk3mPsraGr71moornKzPYwaYLJFUXBGHff92tzKlODeRCVVFFFICEldN5GDHhkOCfzUAToBT6aPY= X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(136003)(346002)(376002)(396003)(451199015)(40470700004)(36840700001)(46966006)(426003)(83380400001)(82740400003)(47076005)(36860700001)(81166007)(86362001)(356005)(2906002)(44832011)(40480700001)(41300700001)(7416002)(7406005)(5660300002)(8936002)(82310400005)(40460700003)(6666004)(478600001)(2616005)(336012)(1076003)(16526019)(186003)(26005)(966005)(316002)(8676002)(4326008)(70586007)(70206006)(7696005)(54906003)(110136005)(36756003)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jan 2023 15:21:46.5754 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ca3babf2-f6a7-4657-d55f-08daf579e27f X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT080.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR12MB4414 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1754921919820654887?= X-GMAIL-MSGID: =?utf-8?q?1754921919820654887?= |
Series |
x86/resctrl: Support for AMD QoS new features
|
|
Message
Moger, Babu
Jan. 13, 2023, 3:20 p.m. UTC
New AMD processors can now support following QoS features. 1. Slow Memory Bandwidth Allocation (SMBA) With this feature, the QOS enforcement policies can be applied to the external slow memory connected to the host. QOS enforcement is accomplished by assigning a Class Of Service (COS) to a processor and specifying allocations or limits for that COS for each resource to be allocated. Currently, CXL.memory is the only supported "slow" memory device. With the support of SMBA feature the hardware enables bandwidth allocation on the slow memory devices. 2. Bandwidth Monitoring Event Configuration (BMEC) The bandwidth monitoring events mbm_total_event and mbm_local_event are set to count all the total and local reads/writes respectively. With the introduction of slow memory, the two counters are not enough to count all the different types are memory events. With the feature BMEC, the users have the option to configure mbm_total_event and mbm_local_event to count the specific type of events. Following are the bitmaps of events supported. Bits Description 6 Dirty Victims from the QOS domain to all types of memory 5 Reads to slow memory in the non-local NUMA domain 4 Reads to slow memory in the local NUMA domain 3 Non-temporal writes to non-local NUMA domain 2 Non-temporal writes to local NUMA domain 1 Reads to memory in the non-local NUMA domain 0 Reads to memory in the local NUMA domain This series adds support for these features. Also added a minor cleanup(PATCH 1). Feature description is available in the specification, "AMD64 Technology Platform Quality of Service Extensions, Revision: 1.03 Publication # 56375 Revision: 1.03 Issue Date: February 2022". Link: https://bugzilla.kernel.org/show_bug.cgi?id=206537 Link: https://www.amd.com/en/support/tech-docs/amd64-technology-platform-quality-service-extensions --- v12: Summary of changes: Refreshed on top of tip/master. Made the new cpu features SMBA and BMEC invisible from /proc/cpuinfo based on our discussion. https://lore.kernel.org/lkml/Y7xjxUj+KnOEJssZ@zn.tnic/ Updated the Documentation/x86/resctrl.rst with minor changes. v11: https://lore.kernel.org/lkml/20230109164405.569714-2-babu.moger@amd.com/ Summary of changes: Removed cpus_read_lock() from the patch 11 and 12 based on our discussion. https://lore.kernel.org/lkml/3dc31a6d-5485-746d-3c49-df7dcd1827e3@intel.com/ Picked up all the Reviewed-by by Reinette. Minor text changes on patch 13. v10: https://lore.kernel.org/lkml/20221222233127.910538-1-babu.moger@amd.com/ Summary of changes: 1. Moved the patch 12 to 1 ("x86/resctrl: Replace smp_call_function_many() with on_each_cpu_mask()") 2. No need to write MSR_IA32_EVT_CFG_BASE on all the CPUs. Replaced on_each_cpu_mask with smp_call_function_any. 3. Updated the subject line of the patches to replace sysfs with resctrl. 4. Added Reviewed-by for the patches which are reviewed by Reinette. 5. Added few more comments suggested by Reinette. v9: https://lore.kernel.org/lkml/166990882621.17806.16780480657453071426.stgit@bmoger-ubuntu/ Summary of changes: 1. Rebased on top of lastest tip/master as of 11/30. 2. Most of the changes are result of the comments from Fenghua, Reinette and Peter Newman. 3. Fixed the cpuid dependancy. 4. Added the __init attribute to rdt_get_mon_l3_config and mbm_config_rftype_init. 5. Added new function resctrl_arch_reset_rmid_all to clear all rmid statues. 6. Changed mon_event_config_index_get based on Reinette's comments. 7. Changed mbm_config_rftype_init to take care of few extra error handling. 8. Few other minor changes and text changes. v8: https://lore.kernel.org/lkml/166759188265.3281208.11769277079826754455.stgit@bmoger-ubuntu/ Changes: 1. Removed init attribute for rdt_cpu_has to make it available for all the files. 2. Updated the change log for mon_features to correct the names of config files. 3. Changed configuration file name from mbm_total_config to mbm_total_bytes_config. This is more consistant with other changes. 4. Added lock protection while reading/writing the config file. 5. Other few minor text changes. I have been missing few comments in last couple of revisions. Hope I have addressed all of them this time. v7: https://lore.kernel.org/lkml/166604543832.5345.9696970469830919982.stgit@bmoger-ubuntu/ Changes: Not much of a change. Missed one comment from Reinette from v5. Corrected it now. Few format corrections from Sanjaya. v6: https://lore.kernel.org/lkml/166543345606.23830.3120625408601531368.stgit@bmoger-ubuntu/ Summary of changes: 1. Rebased on top of lastest tip tree. Fixed few minor conflicts. 2. Fixed format issue with scattered.c. 3. Removed config_name from the structure mon_evt. It is not required. 4. The read/write format for mbm_total_config and mbm_local_config will be same as schemata format "id0=val0;id1=val1;...". This is comment from Fenghua. 5. Added more comments MSR_IA32_EVT_CFG_BASE writng. 5. Few text changes in resctrl.rst v5: https://lore.kernel.org/lkml/166431016617.373387.1968875281081252467.stgit@bmoger-ubuntu/ Summary of changes. 1. Split the series into two. The first two patches are bug fixes. So, sent them separate. 2. The config files mbm_total_config and mbm_local_config are now under /sys/fs/resctrl/info/L3_MON/. Removed these config files from mon groups. 3. Ran "checkpatch --strict --codespell" on all the patches. Looks good with few known exceptions. 4. Few minor text changes in resctrl.rst file. v4: https://lore.kernel.org/lkml/166257348081.1043018.11227924488792315932.stgit@bmoger-ubuntu/ Got numerios of comments from Reinette Chatre. Addressed most of them. Summary of changes. 1. Removed mon_configurable under /sys/fs/resctrl/info/L3_MON/. 2. Updated mon_features texts if the BMEC is supported. 3. Added more explanation about the slow memory support. 4. Replaced smp_call_function_many with on_each_cpu_mask call. 5. Removed arch_has_empty_bitmaps 6. Few other text changes. 7. Removed Reviewed-by if the patch is modified. 8. Rebased the patches to latest tip. v3: https://lore.kernel.org/lkml/166117559756.6695.16047463526634290701.stgit@bmoger-ubuntu/ a. Rebased the patches to latest tip. Resolved some conflicts. https://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git b. Taken care of feedback from Bagas Sanjaya. c. Added Reviewed by from Mingo. Note: I am still looking for comments from Reinette or Fenghua. v2: https://lore.kernel.org/lkml/165938717220.724959.10931629283087443782.stgit@bmoger-ubuntu/ a. Rebased the patches to latest stable tree (v5.18.15). Resolved some conflicts. b. Added the patch to fix CBM issue on AMD. This was originally discussed https://lore.kernel.org/lkml/20220517001234.3137157-1-eranian@google.com/ v1: https://lore.kernel.org/lkml/165757543252.416408.13547339307237713464.stgit@bmoger-ubuntu/ *** BLURB HERE *** Babu Moger (13): x86/resctrl: Replace smp_call_function_many() with on_each_cpu_mask() x86/cpufeatures: Add Slow Memory Bandwidth Allocation feature flag x86/resctrl: Add a new resource type RDT_RESOURCE_SMBA x86/cpufeatures: Add Bandwidth Monitoring Event Configuration feature flag x86/resctrl: Include new features in command line options x86/resctrl: Detect and configure Slow Memory Bandwidth Allocation x86/resctrl: Add __init attribute to rdt_get_mon_l3_config() x86/resctrl: Support monitor configuration x86/resctrl: Add interface to read mbm_total_bytes_config x86/resctrl: Add interface to read mbm_local_bytes_config x86/resctrl: Add interface to write mbm_total_bytes_config x86/resctrl: Add interface to write mbm_local_bytes_config Documentation/x86: Update resctrl.rst for new features .../admin-guide/kernel-parameters.txt | 2 +- Documentation/x86/resctrl.rst | 147 ++++++++- arch/x86/include/asm/cpufeatures.h | 2 + arch/x86/include/asm/msr-index.h | 2 + arch/x86/kernel/cpu/cpuid-deps.c | 2 + arch/x86/kernel/cpu/resctrl/core.c | 54 ++- arch/x86/kernel/cpu/resctrl/ctrlmondata.c | 13 +- arch/x86/kernel/cpu/resctrl/internal.h | 28 ++ arch/x86/kernel/cpu/resctrl/monitor.c | 30 +- arch/x86/kernel/cpu/resctrl/rdtgroup.c | 307 ++++++++++++++++-- arch/x86/kernel/cpu/scattered.c | 2 + include/linux/resctrl.h | 11 + 12 files changed, 559 insertions(+), 41 deletions(-)
Comments
Hi Babu, On 1/13/2023 7:20 AM, Babu Moger wrote: > New AMD processors can now support following QoS features. > > 1. Slow Memory Bandwidth Allocation (SMBA) > With this feature, the QOS enforcement policies can be applied > to the external slow memory connected to the host. QOS enforcement > is accomplished by assigning a Class Of Service (COS) to a processor > and specifying allocations or limits for that COS for each resource > to be allocated. > > Currently, CXL.memory is the only supported "slow" memory device. With > the support of SMBA feature the hardware enables bandwidth allocation > on the slow memory devices. > > 2. Bandwidth Monitoring Event Configuration (BMEC) > The bandwidth monitoring events mbm_total_event and mbm_local_event > are set to count all the total and local reads/writes respectively. > With the introduction of slow memory, the two counters are not enough > to count all the different types are memory events. With the feature > BMEC, the users have the option to configure mbm_total_event and > mbm_local_event to count the specific type of events. > > Following are the bitmaps of events supported. > Bits Description > 6 Dirty Victims from the QOS domain to all types of memory > 5 Reads to slow memory in the non-local NUMA domain > 4 Reads to slow memory in the local NUMA domain > 3 Non-temporal writes to non-local NUMA domain > 2 Non-temporal writes to local NUMA domain > 1 Reads to memory in the non-local NUMA domain > 0 Reads to memory in the local NUMA domain > > This series adds support for these features. Also added a minor cleanup(PATCH 1). > > Feature description is available in the specification, "AMD64 Technology Platform Quality of Service Extensions, Revision: 1.03 Publication # 56375 > Revision: 1.03 Issue Date: February 2022". > > Link: https://bugzilla.kernel.org/show_bug.cgi?id=206537 > Link: https://www.amd.com/en/support/tech-docs/amd64-technology-platform-quality-service-extensions This series looks good to me. I added my "Reviewed-by" tag to patch 13/13. All the other patches in this series already have my "Reviewed-by" tag. Thank you very much. Reinette
On 1/17/23 16:16, Reinette Chatre wrote: > Hi Babu, > > On 1/13/2023 7:20 AM, Babu Moger wrote: >> New AMD processors can now support following QoS features. >> >> 1. Slow Memory Bandwidth Allocation (SMBA) >> With this feature, the QOS enforcement policies can be applied >> to the external slow memory connected to the host. QOS enforcement >> is accomplished by assigning a Class Of Service (COS) to a processor >> and specifying allocations or limits for that COS for each resource >> to be allocated. >> >> Currently, CXL.memory is the only supported "slow" memory device. With >> the support of SMBA feature the hardware enables bandwidth allocation >> on the slow memory devices. >> >> 2. Bandwidth Monitoring Event Configuration (BMEC) >> The bandwidth monitoring events mbm_total_event and mbm_local_event >> are set to count all the total and local reads/writes respectively. >> With the introduction of slow memory, the two counters are not enough >> to count all the different types are memory events. With the feature >> BMEC, the users have the option to configure mbm_total_event and >> mbm_local_event to count the specific type of events. >> >> Following are the bitmaps of events supported. >> Bits Description >> 6 Dirty Victims from the QOS domain to all types of memory >> 5 Reads to slow memory in the non-local NUMA domain >> 4 Reads to slow memory in the local NUMA domain >> 3 Non-temporal writes to non-local NUMA domain >> 2 Non-temporal writes to local NUMA domain >> 1 Reads to memory in the non-local NUMA domain >> 0 Reads to memory in the local NUMA domain >> >> This series adds support for these features. Also added a minor cleanup(PATCH 1). >> >> Feature description is available in the specification, "AMD64 Technology Platform Quality of Service Extensions, Revision: 1.03 Publication # 56375 >> Revision: 1.03 Issue Date: February 2022". >> >> Link: https://bugzilla.kernel.org/show_bug.cgi?id=206537 >> Link: https://www.amd.com/en/support/tech-docs/amd64-technology-platform-quality-service-extensions > This series looks good to me. I added my "Reviewed-by" tag to patch 13/13. All > the other patches in this series already have my "Reviewed-by" tag. Thank you very much. Babu Moger