From patchwork Tue Dec 20 06:36:26 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: "Li, Xin3" X-Patchwork-Id: 3136 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp2813109wrn; Mon, 19 Dec 2022 23:02:55 -0800 (PST) X-Google-Smtp-Source: AA0mqf4EjIwfgPOpzSxLRTdThs05sdWexz0KX9K6BIoxbUbN/clsit2nyooU8CyjobS6m64amyPf X-Received: by 2002:a05:6a00:a17:b0:577:9807:2db8 with SMTP id p23-20020a056a000a1700b0057798072db8mr63141044pfh.3.1671519775385; Mon, 19 Dec 2022 23:02:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671519775; cv=none; d=google.com; s=arc-20160816; b=HgPJIDxT63scbRtlag9tNQCbuArtY+7erU+4BNUSUvWk/yaxDz4j7TjnCDF3Upaj3K nCF0/BBHrWiYFvnnYuYmx1JHswVFTMlC7lI+1Sg7hGXh8BEFbVClKxOM22CCyDd67bUO TwveHbIbNdpaRIa8KcUHmXoK3QvaNBwX4Ir4QhC9whpIaGMo5sqvvqUzb85dHVwZxG5v XaiiG/a00ypm9Xwab4+k+wf0ns2LjF5uM3p/aGq+Z2wecnSTw4xWK0h1AAKR2Doq6R95 WyOC7vjAbiDzXvcjsab4xmiihkMGmCZk+EeZgcWtZ1LfB++SculLMfgjJnnH+A8E1s4N /Gug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=DzqvcbNSL0YPQQxaAL3T216TE0UpO8YpAtMVapOA3dg=; b=xej/JDqKALuOOA01fGmwQ608MDkllN9LyFOIsk2ilDxvjcD0h8sa3QbHJun1FFARGn mh9/gnaffDuzM3OZK40MFxnVfE1JtRq2oplidlgKI6YNxU21ZueHM/zO4OeLloEi96U/ Hh+KbAjsI8isycnstjacJH/xCm0sW9cxYtUrA3Me9etAHSY2iyZcl5GDikz+5pkRzjxn Ixq9GWhgOn3v9TjsyeVDZ1BI48NTK4d/hfFT0PZWzCW8tpWrrML242MyiqeXuieInvok u55ZdzFA4rTpGzpTrbGKsPf/D3M8rhuHk1crzcgp8DWeAKQZPrMUVJ4orqfWhcCA41L/ lp0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jiTQQSPz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j21-20020a056a00235500b0057fadf9ef57si944822pfj.254.2022.12.19.23.02.41; Mon, 19 Dec 2022 23:02:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jiTQQSPz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233077AbiLTHBc (ORCPT + 99 others); Tue, 20 Dec 2022 02:01:32 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53232 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229746AbiLTHB1 (ORCPT ); Tue, 20 Dec 2022 02:01:27 -0500 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D0424DEC6; Mon, 19 Dec 2022 23:01:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1671519685; x=1703055685; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=j+a71QV3evnaL0tP7c1rBJpGUfsumDODPF4Zyk2VOPs=; b=jiTQQSPzEfef95/XbfCMaIk7swIPoqHrWLO/ksEbhsvGUzbyi7pCM8Lq OrOecPcggpCUmNDdODA7ZfZi/0Di3WK0FdYqfD4brYSPRpJKld0WnjNjH 7B5rqtkA51kUU/exuEuuVufihxPPEx1CJEj7C1MBocdIQiuyQAz/gJAE2 jrnAB/U6ZZ79AkDCRrxZ+a9N/9qispkdzvbmettb9Stcs178PLd7QWgmJ m8GStuDDWrpIftpN+EEMFMIhFcffoTZ75E0/1MLADjOIr7dTlAskTL2x5 CEWfrcyn3lGPD0y2kNr24Xp45tfgVnd34Szx02CZKmaZhBmisaJcYsGwL w==; X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="302971880" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="scan'208";a="302971880" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Dec 2022 23:01:08 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="644326400" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="scan'208";a="644326400" Received: from unknown (HELO fred..) ([172.25.112.68]) by orsmga007.jf.intel.com with ESMTP; 19 Dec 2022 23:01:08 -0800 From: Xin Li To: linux-kernel@vger.kernel.org, x86@kernel.org, kvm@vger.kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, hpa@zytor.com, peterz@infradead.org, andrew.cooper3@citrix.com, seanjc@google.com, pbonzini@redhat.com, ravi.v.shankar@intel.com Subject: [RFC PATCH 00/32] x86: enable FRED for x86-64 Date: Mon, 19 Dec 2022 22:36:26 -0800 Message-Id: <20221220063658.19271-1-xin3.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752715520246542471?= X-GMAIL-MSGID: =?utf-8?q?1752715520246542471?= This patch set enables FRED for x86-64, and it's based on the previous LKGS patch set. The Intel flexible return and event delivery (FRED) architecture defines simple new transitions that change privilege level (ring transitions). The FRED architecture was designed with the following goals: 1) Improve overall performance and response time by replacing event delivery through the interrupt descriptor table (IDT event delivery) and event return by the IRET instruction with lower latency transitions. 2) Improve software robustness by ensuring that event delivery establishes the full supervisor context and that event return establishes the full user context. The new transitions defined by the FRED architecture are FRED event delivery and, for returning from events, two FRED return instructions. FRED event delivery can effect a transition from ring 3 to ring 0, but it is used also to deliver events incident to ring 0. One FRED instruction (ERETU) effects a return from ring 0 to ring 3, while the other (ERETS) returns while remaining in ring 0. In addition to these transitions, the FRED architecture defines a new instruction (LKGS) for managing the state of the GS segment register. The LKGS instruction can be used by 64-bit operating systems that do not use the new FRED transitions. The Intel FRED architecture spec can be downloaded from: https://cdrdv2.intel.com/v1/dl/getContent/678938 As of now there is no publicly avaiable CPU supporting FRED, thus the Intel Simics® Simulator is used as software development and testing vehicle. To enable FRED, Simics package 8112 QSP-CPU needs to be installed with CPU model configured as: $cpu_comp_class = "x86-experimental-fred" Longer term, we should refactor common code shared by FRED and IDT into common shared files, and contain IDT code using a new config CONFIG_X86_IDT. TODO: call exc_raise_irq() to reinject IRQ in KVM VMX. H. Peter Anvin (Intel) (24): x86/traps: let common_interrupt() handle IRQ_MOVE_CLEANUP_VECTOR x86/traps: add a system interrupt table for system interrupt dispatch x86/traps: add external_interrupt() to dispatch external interrupts x86/cpufeature: add the cpu feature bit for FRED x86/opcode: add ERETU, ERETS instructions to x86-opcode-map x86/objtool: teach objtool about ERETU and ERETS x86/cpu: add X86_CR4_FRED macro x86/fred: add Kconfig option for FRED (CONFIG_X86_FRED) x86/fred: if CONFIG_X86_FRED is disabled, disable FRED support x86/cpu: add MSR numbers for FRED configuration x86/fred: header file with FRED definitions x86/fred: make unions for the cs and ss fields in struct pt_regs x86/fred: reserve space for the FRED stack frame x86/fred: add a page fault entry stub for FRED x86/fred: add a debug fault entry stub for FRED x86/fred: add a NMI entry stub for FRED x86/fred: FRED entry/exit and dispatch code x86/fred: FRED initialization code x86/fred: update MSR_IA32_FRED_RSP0 during task switch x86/fred: let ret_from_fork() jmp to fred_exit_user when FRED is enabled x86/fred: disallow the swapgs instruction when FRED is enabled x86/fred: no ESPFIX needed when FRED is enabled x86/fred: allow single-step trap and NMI when starting a new thread x86/fred: allow FRED systems to use interrupt vectors 0x10-0x1f Xin Li (8): x86/traps: add install_system_interrupt_handler() x86/traps: add exc_raise_irq() for VMX IRQ reinjection x86/fred: header file for event types x86/fred: add a machine check entry stub for FRED x86/fred: fixup fault on ERETU by jumping to fred_entrypoint_user x86/ia32: do not modify the DPL bits for a null selector x86/fred: allow dynamic stack frame size x86/fred: disable FRED by default in its early stage .../admin-guide/kernel-parameters.txt | 4 + arch/x86/Kconfig | 9 + arch/x86/entry/Makefile | 5 +- arch/x86/entry/entry_32.S | 2 +- arch/x86/entry/entry_64.S | 5 + arch/x86/entry/entry_64_fred.S | 59 ++++ arch/x86/entry/entry_fred.c | 272 ++++++++++++++++++ arch/x86/entry/vsyscall/vsyscall_64.c | 2 +- arch/x86/ia32/ia32_signal.c | 21 +- arch/x86/include/asm/cpufeatures.h | 1 + arch/x86/include/asm/disabled-features.h | 8 +- arch/x86/include/asm/entry-common.h | 3 + arch/x86/include/asm/event-type.h | 17 ++ arch/x86/include/asm/extable_fixup_types.h | 4 + arch/x86/include/asm/fred.h | 129 +++++++++ arch/x86/include/asm/idtentry.h | 62 +++- arch/x86/include/asm/irq.h | 5 + arch/x86/include/asm/irq_vectors.h | 15 +- arch/x86/include/asm/msr-index.h | 12 +- arch/x86/include/asm/processor.h | 12 +- arch/x86/include/asm/ptrace.h | 36 ++- arch/x86/include/asm/switch_to.h | 7 +- arch/x86/include/asm/thread_info.h | 35 +-- arch/x86/include/asm/traps.h | 15 + arch/x86/include/asm/vmx.h | 17 +- arch/x86/include/uapi/asm/processor-flags.h | 2 + arch/x86/kernel/Makefile | 1 + arch/x86/kernel/apic/apic.c | 11 +- arch/x86/kernel/apic/vector.c | 8 +- arch/x86/kernel/cpu/acrn.c | 7 +- arch/x86/kernel/cpu/common.c | 88 ++++-- arch/x86/kernel/cpu/mce/core.c | 11 + arch/x86/kernel/cpu/mshyperv.c | 22 +- arch/x86/kernel/espfix_64.c | 8 + arch/x86/kernel/fred.c | 73 +++++ arch/x86/kernel/head_32.S | 3 +- arch/x86/kernel/idt.c | 6 +- arch/x86/kernel/irq.c | 6 +- arch/x86/kernel/irqinit.c | 7 +- arch/x86/kernel/kvm.c | 4 +- arch/x86/kernel/nmi.c | 28 ++ arch/x86/kernel/process.c | 5 + arch/x86/kernel/process_64.c | 21 +- arch/x86/kernel/traps.c | 180 ++++++++++-- arch/x86/lib/x86-opcode-map.txt | 2 +- arch/x86/mm/extable.c | 28 ++ arch/x86/mm/fault.c | 20 +- drivers/xen/events/events_base.c | 5 +- kernel/fork.c | 6 + tools/arch/x86/include/asm/cpufeatures.h | 1 + .../arch/x86/include/asm/disabled-features.h | 8 +- tools/arch/x86/include/asm/msr-index.h | 12 +- tools/arch/x86/lib/x86-opcode-map.txt | 2 +- tools/objtool/arch/x86/decode.c | 22 +- 54 files changed, 1180 insertions(+), 174 deletions(-) create mode 100644 arch/x86/entry/entry_64_fred.S create mode 100644 arch/x86/entry/entry_fred.c create mode 100644 arch/x86/include/asm/event-type.h create mode 100644 arch/x86/include/asm/fred.h create mode 100644 arch/x86/kernel/fred.c