Message ID | 20221220005529.34744-1-hal.feng@starfivetech.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp2701640wrn; Mon, 19 Dec 2022 16:55:53 -0800 (PST) X-Google-Smtp-Source: AA0mqf58aY/UjsvRtxNMhIpQ4igsopqDIDc/n0lOqX9W8iZlCfTVa4pJJioxtqgk8xJuNRjWINAs X-Received: by 2002:a17:90b:1bcc:b0:223:2654:9dd0 with SMTP id oa12-20020a17090b1bcc00b0022326549dd0mr27144188pjb.28.1671497753266; Mon, 19 Dec 2022 16:55:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671497753; cv=none; d=google.com; s=arc-20160816; b=pIGOUFqTvEDhz1XRog5dCMIr6RP1pOb2WxW9KR6oo9Ss35796zncTiTneUbXvwsf4F bx2D/cK6peavsIYfG1DixWrpgFHAlVKjPnd1jCC7rudb3WwLUovf+H/YO+yiXiF9ao2V H4UtpSN7C9OiXNO0ENUoBbJlDX+U2Qc6BMgZXjZSIb8+A7RctOlBHQ01/YFijPg2MrH/ VK8x5+SeGJ1qACHMP1oXxwXA1mT5cGbgpCo5Mn5NXpiCrSkMslh8aGRAL0MKRFNBcnF5 W5p4v4983YsKngRRfAyub2saE/6ParEzMmU2m/YoIDcXJFoBf8vZ1iJOWZf6DhiAsZPP Sy1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=nwTQotCnSmlsMQdEvQp5TCoMwbYfmMN0gnY/KVgIKbc=; b=jFcgRZqvFYSo184hZQHVq4R237WD3S5bi5by2A0QmRN+XYQ7UkV+F4I0776/WoHaC5 EfX3kCR0VOsoxGfSMQlEaCzzdMWqUiyxortJvRaLr3s0djadsJVVOdz/1sxDEYehmNfl /daHKZHbS1yyVuJGcrr5A4bLOM8X3FgE2stjpni1y5o4274lvVexxxxioLLjvQQCfFdF Q2yWCwtmeGnUZzHHgeo00F8oYlmvWQUi+g619B2O0iUO49Iq1fUpv5OjW3CfMWj2/Thu 0UlzHWTYtA3w1i1terGjkqnEmeAT3jq42cFo2XKFv6de/d87I2uTokXgte7SU6wkKP2f iNbw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v15-20020a17090ac90f00b00218a8a158f5si17504557pjt.161.2022.12.19.16.55.40; Mon, 19 Dec 2022 16:55:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232758AbiLTAzh convert rfc822-to-8bit (ORCPT <rfc822;abdi.embedded@gmail.com> + 99 others); Mon, 19 Dec 2022 19:55:37 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40954 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229540AbiLTAze (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 19 Dec 2022 19:55:34 -0500 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8BE17164B3; Mon, 19 Dec 2022 16:55:32 -0800 (PST) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 58CB524E143; Tue, 20 Dec 2022 08:55:31 +0800 (CST) Received: from EXMBX172.cuchost.com (172.16.6.92) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 20 Dec 2022 08:55:31 +0800 Received: from ubuntu.localdomain (183.27.97.120) by EXMBX172.cuchost.com (172.16.6.92) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 20 Dec 2022 08:55:30 +0800 From: Hal Feng <hal.feng@starfivetech.com> To: <linux-riscv@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-gpio@vger.kernel.org> CC: Conor Dooley <conor@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>, "Rob Herring" <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Linus Walleij <linus.walleij@linaro.org>, Emil Renner Berthing <emil.renner.berthing@canonical.com>, Jianlong Huang <jianlong.huang@starfivetech.com>, Hal Feng <hal.feng@starfivetech.com>, <linux-kernel@vger.kernel.org> Subject: [PATCH v3 0/5] Basic pinctrl support for StarFive JH7110 RISC-V SoC Date: Tue, 20 Dec 2022 08:55:24 +0800 Message-ID: <20221220005529.34744-1-hal.feng@starfivetech.com> X-Mailer: git-send-email 2.38.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [183.27.97.120] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX172.cuchost.com (172.16.6.92) X-YovoleRuleAgent: yovoleflag Content-Transfer-Encoding: 8BIT X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752692428170962132?= X-GMAIL-MSGID: =?utf-8?q?1752692428170962132?= |
Series |
Basic pinctrl support for StarFive JH7110 RISC-V SoC
|
|
Message
Hal Feng
Dec. 20, 2022, 12:55 a.m. UTC
This patch series adds basic pinctrl support for StarFive JH7110 SoC. You can simply get or review the patches at the link [1]. [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal Changes since v2: - Rebased on tag v6.1. Patch 1: - Renamed pinctrl-starfive-jh7110.h to starfive,jh7110-pinctrl.h. (by Krzysztof) - Separated the register values in the binding header and stored them in a new file arch/riscv/boot/dts/starfive/jh7110-pinfunc.h. (by Krzysztof) - Split patch 1 into sys part and aon part. Merged them into patch 2 and patch 3 respectively. Patch 2 & 3: - Dropped "reg-names" and the description of "interrupts". Dropped quotes behind "$ref" and kept consisitent quotes. (by Krzysztof) - Moved gpio properties behind interrupt properties. - Moved "required" behind "patternProperties". (by Krzysztof) - Rewrote the examples of bindings. (by Krzysztof and Emil) - Added Co-developed-by tag for Emil. - Dropped unused "clocks" property in patch 3. Patch 4 & 5: - Renamed "pinctrl-starfive.*" to "pinctrl-starfive-jh7110.*" and replaced all "starfive_" prefix with "jh7110_" in these files. (by Emil) - Dropped macro GPIO_NUM_PER_WORD. (by Emil) - Dropped unused flag member in starfive_pinctrl_soc_info structure. (by Emil) - Renamed "pinctrl-jh7110-sys.c" to "pinctrl-starfive-jh7110-sys.c". Renamed "pinctrl-jh7110-aon.c" to "pinctrl-starfive-jh7110-aon.c". (by Emil) - Added individual Kconfig options for sys and aon pinctrl drivers. (by Emil) - Made the sys and aon pinctrl drivers be modules. (by Emil) - Added "JH7110_" prefix for macro SYS_GPO_PDA_0_74_CFG, SYS_GPO_PDA_89_94_CFG and AON_GPO_PDA_0_5_CFG. (by Emil) - Dropped jh7110_sys_pinctrl_probe() and jh7110_aon_pinctrl_probe(). Got the match data in the common jh7110_pinctrl_probe() and used it to probe. (by Emil) - Dropped the of_match_ptr macro(). (by Emil) - Set the MODULE_LICENSE as "GPL" according to commit bf7fbeeae6db. v2: https://lore.kernel.org/all/20221118011108.70715-1-hal.feng@starfivetech.com/ Changes since v1: - Rebased on tag v6.1-rc5. - Dropped patch 22 and 23 since they were merged in v6.1-rc1. - Removed some unused macros and register values which do not belong to bindings. Simplified pinctrl definitions in patch 24. (by Krzysztof) - Split the bindings into sys pinctrl bindings and aon pinctrl bindings, and split patch 25 into two patches. - Made the bindings follow generic pinctrl bindings. (by Krzysztof) - Fixed some wrong indentation in bindings, and checked it with `make dt_binding_check`. - Split the patch 26 into two patches which added sys and aon pinctrl driver respectively. - Restructured the pinctrl drivers so made them follow generic pinctrl bindings. Rewrote `dt_node_to_map` and extracted the public code to make it clearer. v1: https://lore.kernel.org/all/20220929143225.17907-1-hal.feng@linux.starfivetech.com/ Jianlong Huang (5): riscv: dts: starfive: Add StarFive JH7110 pin function definitions dt-bindings: pinctrl: Add StarFive JH7110 sys pinctrl dt-bindings: pinctrl: Add StarFive JH7110 aon pinctrl pinctrl: starfive: Add StarFive JH7110 sys controller driver pinctrl: starfive: Add StarFive JH7110 aon controller driver .../pinctrl/starfive,jh7110-aon-pinctrl.yaml | 126 +++ .../pinctrl/starfive,jh7110-sys-pinctrl.yaml | 142 +++ MAINTAINERS | 9 +- arch/riscv/boot/dts/starfive/jh7110-pinfunc.h | 308 ++++++ drivers/pinctrl/starfive/Kconfig | 33 + drivers/pinctrl/starfive/Makefile | 4 + .../starfive/pinctrl-starfive-jh7110-aon.c | 177 ++++ .../starfive/pinctrl-starfive-jh7110-sys.c | 449 ++++++++ .../starfive/pinctrl-starfive-jh7110.c | 979 ++++++++++++++++++ .../starfive/pinctrl-starfive-jh7110.h | 70 ++ .../pinctrl/starfive,jh7110-pinctrl.h | 137 +++ 11 files changed, 2431 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7110-aon-pinctrl.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml create mode 100644 arch/riscv/boot/dts/starfive/jh7110-pinfunc.h create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110-aon.c create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110-sys.c create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110.c create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110.h create mode 100644 include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h base-commit: 830b3c68c1fb1e9176028d02ef86f3cf76aa2476
Comments
Hey Hal Feng, On Tue, Dec 20, 2022 at 08:55:24AM +0800, Hal Feng wrote: > This patch series adds basic pinctrl support for StarFive JH7110 SoC. > You can simply get or review the patches at the link [1]. > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal Do you intend submitting a new version of the patchset to address the comments about the bindings, or are you waiting for comments on the code? Thanks, Conor. > Changes since v2: > - Rebased on tag v6.1. > Patch 1: > - Renamed pinctrl-starfive-jh7110.h to > starfive,jh7110-pinctrl.h. (by Krzysztof) > - Separated the register values in the binding header and stored them in > a new file arch/riscv/boot/dts/starfive/jh7110-pinfunc.h. (by Krzysztof) > - Split patch 1 into sys part and aon part. Merged them into patch 2 > and patch 3 respectively. > Patch 2 & 3: > - Dropped "reg-names" and the description of "interrupts". Dropped quotes > behind "$ref" and kept consisitent quotes. (by Krzysztof) > - Moved gpio properties behind interrupt properties. > - Moved "required" behind "patternProperties". (by Krzysztof) > - Rewrote the examples of bindings. (by Krzysztof and Emil) > - Added Co-developed-by tag for Emil. > - Dropped unused "clocks" property in patch 3. > Patch 4 & 5: > - Renamed "pinctrl-starfive.*" to "pinctrl-starfive-jh7110.*" and replaced > all "starfive_" prefix with "jh7110_" in these files. (by Emil) > - Dropped macro GPIO_NUM_PER_WORD. (by Emil) > - Dropped unused flag member in starfive_pinctrl_soc_info structure. (by Emil) > - Renamed "pinctrl-jh7110-sys.c" to "pinctrl-starfive-jh7110-sys.c". > Renamed "pinctrl-jh7110-aon.c" to "pinctrl-starfive-jh7110-aon.c". (by Emil) > - Added individual Kconfig options for sys and aon pinctrl drivers. (by Emil) > - Made the sys and aon pinctrl drivers be modules. (by Emil) > - Added "JH7110_" prefix for macro SYS_GPO_PDA_0_74_CFG, > SYS_GPO_PDA_89_94_CFG and AON_GPO_PDA_0_5_CFG. (by Emil) > - Dropped jh7110_sys_pinctrl_probe() and jh7110_aon_pinctrl_probe(). > Got the match data in the common jh7110_pinctrl_probe() and used it > to probe. (by Emil) > - Dropped the of_match_ptr macro(). (by Emil) > - Set the MODULE_LICENSE as "GPL" according to commit bf7fbeeae6db. > > v2: https://lore.kernel.org/all/20221118011108.70715-1-hal.feng@starfivetech.com/ > > Changes since v1: > - Rebased on tag v6.1-rc5. > - Dropped patch 22 and 23 since they were merged in v6.1-rc1. > - Removed some unused macros and register values which do not belong to > bindings. Simplified pinctrl definitions in patch 24. (by Krzysztof) > - Split the bindings into sys pinctrl bindings and aon pinctrl bindings, > and split patch 25 into two patches. > - Made the bindings follow generic pinctrl bindings. (by Krzysztof) > - Fixed some wrong indentation in bindings, and checked it with > `make dt_binding_check`. > - Split the patch 26 into two patches which added sys and aon pinctrl > driver respectively. > - Restructured the pinctrl drivers so made them follow generic pinctrl > bindings. Rewrote `dt_node_to_map` and extracted the public code to make > it clearer. > > v1: https://lore.kernel.org/all/20220929143225.17907-1-hal.feng@linux.starfivetech.com/ > > Jianlong Huang (5): > riscv: dts: starfive: Add StarFive JH7110 pin function definitions > dt-bindings: pinctrl: Add StarFive JH7110 sys pinctrl > dt-bindings: pinctrl: Add StarFive JH7110 aon pinctrl > pinctrl: starfive: Add StarFive JH7110 sys controller driver > pinctrl: starfive: Add StarFive JH7110 aon controller driver > > .../pinctrl/starfive,jh7110-aon-pinctrl.yaml | 126 +++ > .../pinctrl/starfive,jh7110-sys-pinctrl.yaml | 142 +++ > MAINTAINERS | 9 +- > arch/riscv/boot/dts/starfive/jh7110-pinfunc.h | 308 ++++++ > drivers/pinctrl/starfive/Kconfig | 33 + > drivers/pinctrl/starfive/Makefile | 4 + > .../starfive/pinctrl-starfive-jh7110-aon.c | 177 ++++ > .../starfive/pinctrl-starfive-jh7110-sys.c | 449 ++++++++ > .../starfive/pinctrl-starfive-jh7110.c | 979 ++++++++++++++++++ > .../starfive/pinctrl-starfive-jh7110.h | 70 ++ > .../pinctrl/starfive,jh7110-pinctrl.h | 137 +++ > 11 files changed, 2431 insertions(+), 3 deletions(-) > create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7110-aon-pinctrl.yaml > create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml > create mode 100644 arch/riscv/boot/dts/starfive/jh7110-pinfunc.h > create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110-aon.c > create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110-sys.c > create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110.c > create mode 100644 drivers/pinctrl/starfive/pinctrl-starfive-jh7110.h > create mode 100644 include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h > > > base-commit: 830b3c68c1fb1e9176028d02ef86f3cf76aa2476 > -- > 2.38.1 >
On Thu, 12 Jan 2023 19:30:05 +0000, Conor Dooley wrote: > Hey Hal Feng, > > On Tue, Dec 20, 2022 at 08:55:24AM +0800, Hal Feng wrote: > > This patch series adds basic pinctrl support for StarFive JH7110 SoC. > > You can simply get or review the patches at the link [1]. > > > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal > > Do you intend submitting a new version of the patchset to address the > comments about the bindings, or are you waiting for comments on the > code? Sorry for the late reply. If no other comments, I will fix the current known issues and submit a new version. Actually, I am busy with some other things recently, and I will reply the comments as soon as possible. Thanks. Best regards, Hal
On 17 January 2023 02:38:11 GMT, Hal Feng <hal.feng@starfivetech.com> wrote: >On Thu, 12 Jan 2023 19:30:05 +0000, Conor Dooley wrote: >> Hey Hal Feng, >> >> On Tue, Dec 20, 2022 at 08:55:24AM +0800, Hal Feng wrote: >> > This patch series adds basic pinctrl support for StarFive JH7110 SoC. >> > You can simply get or review the patches at the link [1]. >> >> > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal >> >> Do you intend submitting a new version of the patchset to address the >> comments about the bindings, or are you waiting for comments on the >> code? > >Sorry for the late reply. If no other comments, I will fix the current >known issues and submit a new version. Actually, I am busy with some >other things recently, and I will reply the comments as soon as possible. no worries. Just FYI, it'd be good to choose something like v6.2-rc1 as a base. Looks like some header changes have landed that make the current version not compile Thanks, Conor.
On Tue, 20 Dec 2022 08:55:24 +0800, Hal Feng wrote: > This patch series adds basic pinctrl support for StarFive JH7110 SoC. > You can simply get or review the patches at the link [1]. > > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal > Hi, Linus, Could you please help to review and give me some suggestions for this patch series? Thank you for your time. Best regards, Hal
On Tue, Dec 20, 2022 at 1:55 AM Hal Feng <hal.feng@starfivetech.com> wrote: > This patch series adds basic pinctrl support for StarFive JH7110 SoC. > You can simply get or review the patches at the link [1]. > > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal > > Changes since v2: > - Rebased on tag v6.1. Overall this looks OK, the DT bindings does not have any review from the DT people but I think they had enough time to do that and were properly CC:ed so not your fault. However when I try to apply this to the pinctrl tree it fails, for example it seems to depend on an entry in MAINTAINERS which isn't upstream. Can you please rebase the patches that are supposed to be applied to the pinctrl tree (for example normally not patch 1, the DTS patch) on my "devel" branch: https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=devel If you resend this quickly I can apply it pronto. Yours, Linus Walleij
On Tue, Jan 31, 2023 at 02:13:44PM +0100, Linus Walleij wrote: > On Tue, Dec 20, 2022 at 1:55 AM Hal Feng <hal.feng@starfivetech.com> wrote: > > > This patch series adds basic pinctrl support for StarFive JH7110 SoC. > > You can simply get or review the patches at the link [1]. > > > > [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal > > > > Changes since v2: > > - Rebased on tag v6.1. > > Overall this looks OK, the DT bindings does not have any review from > the DT people but I think they had enough time to do that and were > properly CC:ed so not your fault. FWIW, Rob left comments on patches 2 & 3 of the series: https://lore.kernel.org/linux-riscv/20221220201920.GA1012864-robh@kernel.org/ https://lore.kernel.org/linux-riscv/20221220202003.GA1018798-robh@kernel.org Relatively minor, but not ignored by the DT people. > However when I try to apply this to the pinctrl tree it fails, > for example it seems to depend on an entry in MAINTAINERS > which isn't upstream. > > Can you please rebase the patches that are supposed to be > applied to the pinctrl tree (for example normally not patch 1, the DTS > patch) on my "devel" branch: Yah, the DTS patch needs to be dropped, the file it applies to doesn't exist in any branch yet. > https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=devel > > If you resend this quickly I can apply it pronto. It'd be nice to get this stuff into v6.3 if there is still time so that there is one thing fewer blocking the base platform support! Thanks Linus, Conor.
On Tue, 31 Jan 2023 14:13:44 +0100, Linus Walleij wrote: > On Tue, Dec 20, 2022 at 1:55 AM Hal Feng <hal.feng@starfivetech.com> wrote: > >> This patch series adds basic pinctrl support for StarFive JH7110 SoC. >> You can simply get or review the patches at the link [1]. >> >> [1]: https://github.com/hal-feng/linux/commits/visionfive2-minimal >> >> Changes since v2: >> - Rebased on tag v6.1. > > Overall this looks OK, the DT bindings does not have any review from > the DT people but I think they had enough time to do that and were > properly CC:ed so not your fault. > > However when I try to apply this to the pinctrl tree it fails, > for example it seems to depend on an entry in MAINTAINERS > which isn't upstream. > > Can you please rebase the patches that are supposed to be > applied to the pinctrl tree (for example normally not patch 1, the DTS > patch) on my "devel" branch: > https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=devel I will drop the patch 1 and rebase the patches on your "devel" branch. I will resend patch 1 after the device tree patches about StarFive JH7110 [1] are merged. [1] https://lore.kernel.org/all/20221220011247.35560-1-hal.feng@starfivetech.com/ Thank you for spending time to review this series. Best regards, Hal > > If you resend this quickly I can apply it pronto.