Message ID | 20221219191000.2570545-1-echanude@redhat.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp2569911wrn; Mon, 19 Dec 2022 11:14:38 -0800 (PST) X-Google-Smtp-Source: AA0mqf6gtBg53wMavhNb689L9EKejUtWVK8/WzqfUvdLh0/3xCK0h7StrN8ZOmk9ZYrwdpM2BO6X X-Received: by 2002:a62:cd86:0:b0:578:7e9d:97b2 with SMTP id o128-20020a62cd86000000b005787e9d97b2mr33970620pfg.3.1671477277959; Mon, 19 Dec 2022 11:14:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671477277; cv=none; d=google.com; s=arc-20160816; b=F+hD/32/xwLtpT+cP8cdHZ9DHW/iFV0v4bHQOqBwExD35sn7C+67z/YwfWP1fCa3qD 4mSzDwdMglk6+ID6RctGTC3QwhAAOm023kyELP2iV02tITY6A5MREk9lrTkGX1/j8c56 WfwFbqSqthUsV4B5Ph/M0bOG/A4yLpDY8QYSq5etm8oul8g29gKdYGkvvgFSO9Co8mSN YWoBHUiC6LwJF3c94g+QniCt9y06v/8m6UEO+9Nmrth92PDMDdrN7ExEjVZvNcvQPNHC nijBuHeXEf0EkP0th3jwIbdxgG9bz1iTfgG2/72rNePIMZjRkHhxWJocVQO8v4EEgLvG zBXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=LyOOTOslnaWRlsHPF8vWnhN0NTrLj4S9IZbtD5zhwpw=; b=ulAbnHj0/rTKzWx+2LHJEWno7P47hN872R8ajvsyFxC/PUzr1KfA80TnK0jf8Y0vxx yz/w12bJqxh53zf53oHzE7A1tbfXMwWZF/akshwXRorFy9evRLmoxrQWG9Io4JB2AmSx 82O+n2EQaRaGWEPBzIkQPumjxLjz01xNDt9JJxkj61B1mjZ2b9kTzCIiP8IGJ4qQpj2D /Cy9iznmQwOAJm7X8ac8xNlovgMUiviLzYzm9du0uA87pkpALneoEhqqyIe6CqaudU7S SGvgXKe66Hre8j2lCepDhGU6CaqVcp+4SS0iCo7xstlpzFzrWjX8XN4VBilX5S217KUM QeZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=M3hMxafH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q21-20020a056a00151500b00576abbc404esi6349073pfu.238.2022.12.19.11.14.25; Mon, 19 Dec 2022 11:14:37 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=M3hMxafH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232260AbiLSTNX (ORCPT <rfc822;abdi.embedded@gmail.com> + 99 others); Mon, 19 Dec 2022 14:13:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37924 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232214AbiLSTMv (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 19 Dec 2022 14:12:51 -0500 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A69F11A02 for <linux-kernel@vger.kernel.org>; Mon, 19 Dec 2022 11:12:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1671477122; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding; bh=LyOOTOslnaWRlsHPF8vWnhN0NTrLj4S9IZbtD5zhwpw=; b=M3hMxafHXHqJcfVLDP1UHx2yvZNKGBL8wMErIb/oN24KnoeNrdm7nBVCRmIhlYcJBPJeF3 Y0zEPCGoVB1Wm50drXb99x5GYz7te1zZrVelIk0KEBeW6qQNq+orUFckNFTWCxrN340KdP VqncR3UnNiVzvZ2Qy4ZH7fPJRMA3WIU= Received: from mail-ua1-f71.google.com (mail-ua1-f71.google.com [209.85.222.71]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_128_GCM_SHA256) id us-mta-126-5AAvFyTqP7aX6bvc7IM0Wg-1; Mon, 19 Dec 2022 14:12:00 -0500 X-MC-Unique: 5AAvFyTqP7aX6bvc7IM0Wg-1 Received: by mail-ua1-f71.google.com with SMTP id b19-20020ab01413000000b00418fea11cc9so4090027uae.18 for <linux-kernel@vger.kernel.org>; Mon, 19 Dec 2022 11:12:00 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=LyOOTOslnaWRlsHPF8vWnhN0NTrLj4S9IZbtD5zhwpw=; b=3kvrThageQFm1+ITm5K+gZ9EkZIRM+kHNKEe+UgAg5o5s2yv8NU3ivGxg2G3hw2DsA tAAUn9Pp19Az+8MgAbLCm76n27EajQvYcwzghmJRlRzauuZpSivvWSNvhTDfmTmfofTT FmuaYe6I5V/JNFJtngZjX6TpFkVbCsRrZ1+L+aE9zlSvikh7P5hm+UJZYxM+wI/oEz7W TUlaui8Xt8knpdyHNo2fk2xrCcH56Gw6+VfH34tERzqBj85UqS2tbWQBjF9xf3Tl44gw o0Bo9Tnsps1QpTLGCxAAzBdycbSbjqpgqHdj7OK+61R/oH5ad3C+p5y58Aml5bMroUiE sR4w== X-Gm-Message-State: AFqh2kq9GLDNim3knPFqgd9a5gS4tS+xgxZqMtVx9i91SzKhVsJRfg3v 3T9WHeeUpT5WH8MAspX/eVizT23Ye8RdD+6m3iw29t0AlisiT8bj7tBBvpSgfK5WyCmo2Vi7R7U SBmjKecsbUnbucVdBGA2vEV3t X-Received: by 2002:a05:6102:1521:b0:3b3:795:d88f with SMTP id f33-20020a056102152100b003b30795d88fmr7279452vsv.10.1671477119936; Mon, 19 Dec 2022 11:11:59 -0800 (PST) X-Received: by 2002:a05:6102:1521:b0:3b3:795:d88f with SMTP id f33-20020a056102152100b003b30795d88fmr7279426vsv.10.1671477119666; Mon, 19 Dec 2022 11:11:59 -0800 (PST) Received: from localhost (pool-71-184-142-128.bstnma.fios.verizon.net. [71.184.142.128]) by smtp.gmail.com with ESMTPSA id j3-20020a05620a288300b006f9c2be0b4bsm7217436qkp.135.2022.12.19.11.11.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Dec 2022 11:11:59 -0800 (PST) From: Eric Chanudet <echanude@redhat.com> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Konrad Dybcio <konrad.dybcio@linaro.org> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Andrew Halaney <ahalaney@redhat.com>, Brian Masney <bmasney@redhat.com>, Eric Chanudet <echanude@redhat.com> Subject: [PATCH v4 0/4] arm64: dts: qcom: enable sa8540p-ride rtc Date: Mon, 19 Dec 2022 14:09:57 -0500 Message-Id: <20221219191000.2570545-1-echanude@redhat.com> X-Mailer: git-send-email 2.38.1 MIME-Version: 1.0 Content-type: text/plain Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752670958272798898?= X-GMAIL-MSGID: =?utf-8?q?1752670958272798898?= |
Series | arm64: dts: qcom: enable sa8540p-ride rtc | |
Message
Eric Chanudet
Dec. 19, 2022, 7:09 p.m. UTC
Enable sa8540p-ride rtc on pmic@0. sa8540p base boards share the same pmics description, currently in pm8450a.dtsi. Rename the file to make this explicit and use it in both sa8540p-ride.dts and sa8295p-adp.dts. Add the missing offset where appropriate for the alarm register bank in other qcom,pm8941-rtc description. Changes since v3: - Amend patch #1 incorrect description. Changes since v2: - rename pm8450a.dtsi to sa8540p-pmics.dtsi. Changes since v1: - Add "alarm" register bank offset at 0x6100 in qcom,pm8941-rtc descriptions. Eric Chanudet (4): arm64: dts: qcom: rename pm8450a dtsi to sa8540p-pmics arm64: dts: qcom: sa8450p-pmics: add rtc node arm64: dts: qcom: sa8295p-adp: use sa8540p-pmics arm64: dts: qcom: pm8941-rtc add alarm register arch/arm64/boot/dts/qcom/pm8150.dtsi | 2 +- arch/arm64/boot/dts/qcom/pm8916.dtsi | 3 +- arch/arm64/boot/dts/qcom/pm8950.dtsi | 2 +- arch/arm64/boot/dts/qcom/pmm8155au_1.dtsi | 2 +- arch/arm64/boot/dts/qcom/pmp8074.dtsi | 2 +- arch/arm64/boot/dts/qcom/pms405.dtsi | 2 +- arch/arm64/boot/dts/qcom/sa8295p-adp.dts | 79 +------------------ .../qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} | 8 ++ arch/arm64/boot/dts/qcom/sa8540p-ride.dts | 2 +- 9 files changed, 17 insertions(+), 85 deletions(-) rename arch/arm64/boot/dts/qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} (90%)
Comments
On Mon, Dec 19, 2022 at 02:09:57PM -0500, Eric Chanudet wrote: > Enable sa8540p-ride rtc on pmic@0. > > sa8540p base boards share the same pmics description, currently in > pm8450a.dtsi. Rename the file to make this explicit and use it in both > sa8540p-ride.dts and sa8295p-adp.dts. > Add the missing offset where appropriate for the alarm register bank in > other qcom,pm8941-rtc description. > > Changes since v3: > - Amend patch #1 incorrect description. > > Changes since v2: > - rename pm8450a.dtsi to sa8540p-pmics.dtsi. > > Changes since v1: > - Add "alarm" register bank offset at 0x6100 in qcom,pm8941-rtc > descriptions. > > Eric Chanudet (4): > arm64: dts: qcom: rename pm8450a dtsi to sa8540p-pmics > arm64: dts: qcom: sa8450p-pmics: add rtc node > arm64: dts: qcom: sa8295p-adp: use sa8540p-pmics > arm64: dts: qcom: pm8941-rtc add alarm register > > arch/arm64/boot/dts/qcom/pm8150.dtsi | 2 +- > arch/arm64/boot/dts/qcom/pm8916.dtsi | 3 +- > arch/arm64/boot/dts/qcom/pm8950.dtsi | 2 +- > arch/arm64/boot/dts/qcom/pmm8155au_1.dtsi | 2 +- > arch/arm64/boot/dts/qcom/pmp8074.dtsi | 2 +- > arch/arm64/boot/dts/qcom/pms405.dtsi | 2 +- > arch/arm64/boot/dts/qcom/sa8295p-adp.dts | 79 +------------------ > .../qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} | 8 ++ > arch/arm64/boot/dts/qcom/sa8540p-ride.dts | 2 +- > 9 files changed, 17 insertions(+), 85 deletions(-) > rename arch/arm64/boot/dts/qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} (90%) > > -- > 2.38.1 > Tested-by: Andrew Halaney <ahalaney@redhat.com> # sa8540p-ride Here's some naive tests I did for the record: [root@localhost ~]# cat /proc/interrupts | grep alarm 180: 2 0 0 0 0 0 0 0 pmic_arb 101777441 Edge pm8xxx_rtc_alarm [root@localhost ~]# echocat /proc/interrupts | grep alarm> /sys/class/rtc/rtc0/wakealarm && sleep 10 && cat /proc/interrupts | grep alarm 180: 3 cat /proc/interrupts | grep alarm0 0 pmic_arb 101777441 Edge pm8xxx_rtc_alarm 180: 3 0 0 0 0 0 0 0 pmic_arb 101777441 Edge pm8xxx_rtc_alarm [root@localhost ~]# [root@localhost ~]# [root@localhost ~]# cat /proc/interrupts | grep alarm 180: 3 0 0 0 0 0 0 0 pmic_arb 101777441 Edge pm8xxx_rtc_alarm [root@localhost ~]# echo $(date '+%s' -d '+ 10 seconds') > /sys/class/rtc/rtc0/wakealarm && sleep 10 && cat /proc/interrupts | grep alarm 180: 3 0 0 0 0 0 0 0 pmic_arb 101777441 Edge pm8xxx_rtc_alarm [root@localhost ~]# timedatectl && sleep 5 && timedatectl Local time: Wed 1970-01-14 05:20:32 UTC Universal time: Wed 1970-01-14 05:20:32 UTC RTC time: Wed 1970-01-14 05:20:32 Time zone: UTC (UTC, +0000) System clock synchronized: no NTP service: active RTC in local TZ: no Local time: Wed 1970-01-14 05:20:37 UTC Universal time: Wed 1970-01-14 05:20:37 UTC RTC time: Wed 1970-01-14 05:20:37 Time zone: UTC (UTC, +0000) System clock synchronized: no NTP service: active RTC in local TZ: no [root@localhost ~]#
On Mon, 19 Dec 2022 14:09:57 -0500, Eric Chanudet wrote: > Enable sa8540p-ride rtc on pmic@0. > > sa8540p base boards share the same pmics description, currently in > pm8450a.dtsi. Rename the file to make this explicit and use it in both > sa8540p-ride.dts and sa8295p-adp.dts. > Add the missing offset where appropriate for the alarm register bank in > other qcom,pm8941-rtc description. > > [...] Applied, thanks! [1/4] arm64: dts: qcom: rename pm8450a dtsi to sa8540p-pmics commit: 2e1cec6e1b5b525ce1022da0ff6cd2b47532da9a [2/4] arm64: dts: qcom: sa8450p-pmics: add rtc node commit: 650fed7806b7298a274a5f9f604d9ae3e0000687 [3/4] arm64: dts: qcom: sa8295p-adp: use sa8540p-pmics commit: e1deaa8437c4b6ce5a28e98e66d89de99378e72d [4/4] arm64: dts: qcom: pm8941-rtc add alarm register commit: ceb01bb895716c18c3dc711af978c19e327444e5 Best regards,