From patchwork Wed Dec 7 08:44:00 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?TW91ZHkgSG8gKOS9leWul+WOnyk=?= X-Patchwork-Id: 2704 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp59760wrr; Wed, 7 Dec 2022 00:46:06 -0800 (PST) X-Google-Smtp-Source: AA0mqf7ath6yeCaYB6dr9QjyExWdo9PVre0gkPDH5Lsth57L2ZaX5ZW2XqNIRFrkYxvnM5C6JS81 X-Received: by 2002:a17:902:d711:b0:17f:cdd1:7ab1 with SMTP id w17-20020a170902d71100b0017fcdd17ab1mr74264861ply.86.1670402766005; Wed, 07 Dec 2022 00:46:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670402765; cv=none; d=google.com; s=arc-20160816; b=Uh52tqQJsatT+STp9Vs/JkZ1Q5smGPQn60NkZ++BiCefdb9/Kt4GvNCYD738JLulhA QZ+J+bNIsgMXyIK/TjUDwMLJyshCXQ2VASS9NwVbCZPHOTOcay8yLd+RdWmVH2/XHqNp rs8vRs1qitQQ4hxt54IkvxwtcEPs472iMpOmGJbg/t66Ia6Ap4lH7RKY6ZyvLemWgdlB wiTMKhyAAmDQoCVNrkdh7K+cEe5xUPg9U/ypy+mVRpdOR63ZyTUZAsZWZ+AOywTGfLXu 13LrNre8ptBYGFGOUQ3rxjWsd214srLZo92E7G/dGJDtpfZDpNv+W+5UU40t2CnuInda BozQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=ud7YIAEYaWGEcoDTTgKxmMn9Mr1u/rV/keE/O8rmB3k=; b=cd2Zl+bkqWBOo/8Vjp4f3LSq6yr4g4Gi7EdG+eljz36cxh9fwCuaneS3a3Tb39YLZf 39HjRidW3xOoyJeCq6S+tTVoEQ38AQs6U/AUWqgynB6y7sqk9mdlW8Ox2qr40jrvbhkF TZhypuGSVBecS5dI5BQ9Q0FTZUFk82SokwwTKU2wQoFcshGguYhPOa65Xj+ffid7JIqU raSfU8hxwj9kEvJVquv5P1av7QevpB4qMszlx2eRiLKcRKOYr0mZFAoURrHNtLaalMuv 4Ycod98GuE8IE2Jdr4aL+SoXjBGiU0nc5y7/hnUVa7bffSIriUuVozE7LUdWJbEQUM/l KWbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=rZdMKVFJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z10-20020aa7888a000000b0054342bb20e2si21746315pfe.66.2022.12.07.00.45.53; Wed, 07 Dec 2022 00:46:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=rZdMKVFJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229914AbiLGIpa (ORCPT + 99 others); Wed, 7 Dec 2022 03:45:30 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39892 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229965AbiLGIor (ORCPT ); Wed, 7 Dec 2022 03:44:47 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DC7F52AE1E; Wed, 7 Dec 2022 00:44:20 -0800 (PST) X-UUID: ff14731af6984faaa8cc3ec7091519d2-20221207 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=ud7YIAEYaWGEcoDTTgKxmMn9Mr1u/rV/keE/O8rmB3k=; b=rZdMKVFJYQk4ohbSK+QTEhOe7P4cprK11Fu+0mW1jpSXYrs8CGWmHR6DHDtV4B8I3Ot72FitsnpE0UCwhnf4xTZz8RfVF17T1YXgmqtjV6BUDdRKk+3yFpxVLSj3thAdmxVxwmCSXWARu1tMlgy7vdDTIk/+vzelstQ7i1+JR4c=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.14,REQID:1464509e-2638-4e85-b185-b197f5eba73a,IP:0,U RL:0,TC:0,Content:-25,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:-25 X-CID-META: VersionHash:dcaaed0,CLOUDID:03f79024-4387-4253-a41d-4f6f2296b154,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: ff14731af6984faaa8cc3ec7091519d2-20221207 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1745602921; Wed, 07 Dec 2022 16:44:14 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Wed, 7 Dec 2022 16:44:13 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Wed, 7 Dec 2022 16:44:13 +0800 From: Moudy Ho To: Rob Herring , Krzysztof Kozlowski , Matthias Brugger , AngeloGioacchino Del Regno , Chun-Kuang Hu CC: , , , , , mtk18742 Subject: [PATCH v2 00/12] add support MDP3 on MT8195 platform Date: Wed, 7 Dec 2022 16:44:00 +0800 Message-ID: <20221207084412.14075-1-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1751544251100032887?= X-GMAIL-MSGID: =?utf-8?q?1751544251100032887?= From: mtk18742 Changes since v1: - Depend on : [1] MDP3 : https://patchwork.kernel.org/project/linux-mediatek/list/?series=698872 [2] MMSYS/MUTEX: https://patchwork.kernel.org/project/linux-mediatek/list/?series=684959 - Fix compilation failure due to use of undeclared identifier in file "mtk-mdp3-cmdq.c" Hello, This patch is used to add support for MDP3 on the MT8195 platform that contains more picture quality components, and can arrange more pipelines through two sets of MMSYS and MUTEX respectively. Moudy Ho (12): dt-binding: mediatek: add bindings for MediaTek 8195 MDP3 components arm64: dts: mediatek: mt8195: add MDP3 nodes media: platform: mtk-mdp3: add support second sets of MMSYS media: platform: mtk-mdp3: add support second sets of MUTEX media: platform: mtk-mdp3: introduce more pipelines from 8195 media: platform: mtk-mdp3: introduce more MDP3 components media: platform: mtk-mdp3: add checks for dummy components media: platform: mtk-mdp3: avoid multiple driver registrations media: platform: mtk-mdp3: extend GCE event waiting in RDMA and WROT media: platform: mtk-mdp3: add 8195 platform configuration media: platform: mtk-mdp3: add 8195 shared memory configurations media: platform: mtk-mdp3: add 8195 component settings .../bindings/media/mediatek,mdp3-aal.yaml | 64 ++ .../bindings/media/mediatek,mdp3-color.yaml | 64 ++ .../bindings/media/mediatek,mdp3-fg.yaml | 64 ++ .../bindings/media/mediatek,mdp3-hdr.yaml | 63 ++ .../bindings/media/mediatek,mdp3-merge.yaml | 64 ++ .../bindings/media/mediatek,mdp3-ovl.yaml | 64 ++ .../bindings/media/mediatek,mdp3-pad.yaml | 64 ++ .../bindings/media/mediatek,mdp3-rdma.yaml | 5 +- .../bindings/media/mediatek,mdp3-split.yaml | 76 ++ .../bindings/media/mediatek,mdp3-stitch.yaml | 64 ++ .../bindings/media/mediatek,mdp3-tcc.yaml | 63 ++ .../bindings/media/mediatek,mdp3-tdshp.yaml | 64 ++ arch/arm64/boot/dts/mediatek/mt8195.dtsi | 398 +++++++++ .../platform/mediatek/mdp3/mdp_reg_aal.h | 25 + .../platform/mediatek/mdp3/mdp_reg_color.h | 31 + .../media/platform/mediatek/mdp3/mdp_reg_fg.h | 23 + .../platform/mediatek/mdp3/mdp_reg_hdr.h | 31 + .../platform/mediatek/mdp3/mdp_reg_merge.h | 25 + .../platform/mediatek/mdp3/mdp_reg_ovl.h | 25 + .../platform/mediatek/mdp3/mdp_reg_pad.h | 21 + .../platform/mediatek/mdp3/mdp_reg_rdma.h | 24 + .../platform/mediatek/mdp3/mdp_reg_rsz.h | 2 + .../platform/mediatek/mdp3/mdp_reg_tdshp.h | 34 + .../platform/mediatek/mdp3/mdp_reg_wrot.h | 8 + .../mediatek/mdp3/mt8183/mdp3-plat-mt8183.h | 46 +- .../mediatek/mdp3/mt8195/mdp3-comp-mt8195.h | 283 ++++++ .../mediatek/mdp3/mt8195/mdp3-plat-mt8195.h | 652 ++++++++++++++ .../platform/mediatek/mdp3/mtk-img-ipi.h | 4 + .../platform/mediatek/mdp3/mtk-mdp3-cmdq.c | 257 +++++- .../platform/mediatek/mdp3/mtk-mdp3-comp.c | 834 +++++++++++++++++- .../platform/mediatek/mdp3/mtk-mdp3-comp.h | 86 +- .../platform/mediatek/mdp3/mtk-mdp3-core.c | 94 +- .../platform/mediatek/mdp3/mtk-mdp3-core.h | 21 + 33 files changed, 3529 insertions(+), 114 deletions(-) create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-aal.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-color.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-hdr.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-merge.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-ovl.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-pad.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-split.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tcc.yaml create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_aal.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_color.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_fg.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_hdr.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_merge.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_ovl.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_pad.h create mode 100644 drivers/media/platform/mediatek/mdp3/mdp_reg_tdshp.h create mode 100644 drivers/media/platform/mediatek/mdp3/mt8195/mdp3-comp-mt8195.h create mode 100644 drivers/media/platform/mediatek/mdp3/mt8195/mdp3-plat-mt8195.h