Message ID | 20221116205308.2996556-1-msp@baylibre.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp56732wrr; Wed, 16 Nov 2022 12:54:54 -0800 (PST) X-Google-Smtp-Source: AA0mqf6gxJomr3jv/4ejzZs6eYOAqhRijmqoQ6wllPpEZCLBe9EBuKy/uzxFloycCtqHZa/KYGNE X-Received: by 2002:a17:906:ce2e:b0:7b2:7096:6c2 with SMTP id sd14-20020a170906ce2e00b007b2709606c2mr7320280ejb.526.1668632094319; Wed, 16 Nov 2022 12:54:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668632094; cv=none; d=google.com; s=arc-20160816; b=waPzCnGl4Y7cw0twn7snNuMI3KjYL7JpRycStnMx2bpmZ1ljp5Sh44oTaF3Qoonrvz UGnC8tlPX+LKHeYWeD5j/dGcSfEtvSLiF0gikEmH7Teos3/ADnzoXD8Eoy0pKIE25BQw rC9TCQBXeMSs4SA8iHmv+JbhfJ6ayb5qpwIJenLZGLK3YUTRDOTjDvJqrXJ7iy1Hcdhx JoMdv/EAdxpAbtoK8k/EmfkfKSrvXZ0RJ5PERetTQ/PU0e402n+doMBLBlm2JB3jVpyl j624JKDOJm0cFcLf4YyuC3Hm+X90xO3AV+zbQfbfUWWj7AUxSBY2hCutVwNO1RaN8arh zmyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=CYWMMUbBw93RRaB82Tv6rmjWQ7OjIXTvTPik8qxDxCo=; b=YuyeBIiaRM9rrldWYJJiC+DbIcVdlRuK5MJRgq0oYRCjJtXPdMnZ+WIi96ck4sgFo+ 9PWXtI/ft9Ko+Kp8tZ1r4l9woFf23kCBFntIVMkVd9iAlGY6VkqsXK5c0sWMYO4JuTzZ sMXQur6GE8ixDPHwe8LC1KOYYM08j3ZAiROYXmdjTaW4OIL6OICkwWo6y/Tozp6XA84T ZKVgu+G3wcmVOy1Nu885R77xCSUrq4GNjRS5UZnUs6xyZrHSLhdWzTSMM6KkleGQG+61 WGpG8aHNxthiIVYxXSYKzvhjauxttewRj7rvaEzDNcdbcLPBqkWnybT9NONNqv/DYlcY JNxQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b="rTDy/jgY"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id js15-20020a17090797cf00b007ae6869f9d9si16733138ejc.419.2022.11.16.12.54.31; Wed, 16 Nov 2022 12:54:54 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b="rTDy/jgY"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238756AbiKPUyH (ORCPT <rfc822;just.gull.subs@gmail.com> + 99 others); Wed, 16 Nov 2022 15:54:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35168 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238595AbiKPUxn (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 16 Nov 2022 15:53:43 -0500 Received: from mail-ed1-x52a.google.com (mail-ed1-x52a.google.com [IPv6:2a00:1450:4864:20::52a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A62823B9 for <linux-kernel@vger.kernel.org>; Wed, 16 Nov 2022 12:53:24 -0800 (PST) Received: by mail-ed1-x52a.google.com with SMTP id l11so28488769edb.4 for <linux-kernel@vger.kernel.org>; Wed, 16 Nov 2022 12:53:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=CYWMMUbBw93RRaB82Tv6rmjWQ7OjIXTvTPik8qxDxCo=; b=rTDy/jgYPCRzE6NdKcp1p40vLzuwCFilt4GMZ2KgsYOwc3AeCM+94KSaGrZKLYKxFG opmzxtk5xRCS5WSeC565gaVF4DdshwC1HSRqklfwYr7WJ+S0owa0wHj3IbmeF8U1T4i7 6RiyePLsWNqDFSqXEFhJCNuyBMF6k4Yb7ur9DPggsh6q8H5JA4FmNPH5NuR0vw5ngGgX EpYPw123nxWG7VbD4qJmqj19F3NVD0pF4BS+TSEKNlxF5l8N1f3xyN6mpRnn/CsSlGp6 3rLhBMS8WxVlXUhSQSd6FVwmIqlHmbypQP6abng742u05WM1o/YX6VCFz2FMNznvbHgS ybZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=CYWMMUbBw93RRaB82Tv6rmjWQ7OjIXTvTPik8qxDxCo=; b=juChfMDpXQCpkZ8HGLG8d2Hc2QeER6VZ/9ID1DPpzDvm6aC2lmT1cfh/VwwW2LwFcT 6PvZ7EDriRD2DUEDR1c9XUWazz0kPUY2UV+XTwPTKB631LYKfUdYrZSIqTOYiR4EhmX1 z1nBYCU0/FxjgOLW/zWWUTsqzABBwEGlKOkNKbQ8/T2mOzl8EJFBEj0zWHKDJj1Z5CgN 4SsXpi93Er1tWXEPCO+0/3RyPYaEj9BaIyRIqpBh1ZgNoTw94JQxAUwfZLXlatka3OqM s6pY6Ul/e66gLOz9tf14xCO+IDAyaavn8b3xXdTRBdSB+gzLFyki1tYbFTPhIAM2nGKz BEtg== X-Gm-Message-State: ANoB5pkc1j2sRq8KIFCbXfD7x+x6hICSrZIEA4Aly0vRcdwHCZuToli4 3cPDI4ohhZgZojpuLctVJe9omw== X-Received: by 2002:a05:6402:f8d:b0:461:8f21:5f12 with SMTP id eh13-20020a0564020f8d00b004618f215f12mr20896599edb.54.1668632003246; Wed, 16 Nov 2022 12:53:23 -0800 (PST) Received: from blmsp.fritz.box ([2001:4090:a244:804b:353b:565:addf:3aa7]) by smtp.gmail.com with ESMTPSA id kv17-20020a17090778d100b007aece68483csm6782828ejc.193.2022.11.16.12.53.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 12:53:22 -0800 (PST) From: Markus Schneider-Pargmann <msp@baylibre.com> To: Chandrasekar Ramakrishnan <rcsekar@samsung.com>, Marc Kleine-Budde <mkl@pengutronix.de>, Wolfgang Grandegger <wg@grandegger.com> Cc: linux-can@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Markus Schneider-Pargmann <msp@baylibre.com> Subject: [PATCH 00/15] can: m_can: Optimizations for tcan and peripheral chips Date: Wed, 16 Nov 2022 21:52:53 +0100 Message-Id: <20221116205308.2996556-1-msp@baylibre.com> X-Mailer: git-send-email 2.38.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749687566899063682?= X-GMAIL-MSGID: =?utf-8?q?1749687566899063682?= |
Series |
can: m_can: Optimizations for tcan and peripheral chips
|
|
Message
Markus Schneider-Pargmann
Nov. 16, 2022, 8:52 p.m. UTC
Hi, this series is aimed at optimizing the driver code for tcan chips and more generally for peripheral m_can chips. I did different things to improve the performance: - Reduce the number of SPI transfers. - Reduce the number of interrupts. - Enable use of FIFOs. I am working with a tcan4550 in loopback mode attached to a beaglebone black. I am currently working on optimizing the receive path as well which will be submitted in another series once it is done. Best, Markus Markus Schneider-Pargmann (15): can: m_can: Eliminate double read of TXFQS in tx_handler can: m_can: Wakeup net queue once tx was issued can: m_can: Cache tx putidx and transmits in flight can: m_can: Use transmit event FIFO watermark level interrupt can: m_can: Disable unused interrupts can: m_can: Avoid reading irqstatus twice can: m_can: Read register PSR only on error can: m_can: Count TXE FIFO getidx in the driver can: m_can: Count read getindex in the driver can: m_can: Batch acknowledge rx fifo can: m_can: Batch acknowledge transmit events can: tcan4x5x: Remove invalid write in clear_interrupts can: tcan4x5x: Fix use of register error status mask can: tcan4x5x: Fix register range of first block can: tcan4x5x: Specify separate read/write ranges drivers/net/can/m_can/m_can.c | 140 +++++++++++++++--------- drivers/net/can/m_can/m_can.h | 5 + drivers/net/can/m_can/tcan4x5x-core.c | 19 ++-- drivers/net/can/m_can/tcan4x5x-regmap.c | 45 ++++++-- 4 files changed, 141 insertions(+), 68 deletions(-) base-commit: 094226ad94f471a9f19e8f8e7140a09c2625abaa prerequisite-patch-id: e9df6751d43bb0d1e3b8938d7e93bc1cfa22cef2 prerequisite-patch-id: dad9ec37af766bcafe54cb156f896267a0f47fe1 prerequisite-patch-id: f4e6f1a213a31df2741a5fa3baa87aa45ef6707a
Comments
On 16.11.2022 21:52:53, Markus Schneider-Pargmann wrote: > Hi, > > this series is aimed at optimizing the driver code for tcan chips and > more generally for peripheral m_can chips. > > I did different things to improve the performance: > - Reduce the number of SPI transfers. > - Reduce the number of interrupts. > - Enable use of FIFOs. > > I am working with a tcan4550 in loopback mode attached to a beaglebone > black. I am currently working on optimizing the receive path as well > which will be submitted in another series once it is done. The patches I've not commented on look fine. If you re-spin the series only containing those, I'll include them in my next pull request, which I'll send out soonish. regards, Marc > Best, > Markus > > Markus Schneider-Pargmann (15): > can: m_can: Eliminate double read of TXFQS in tx_handler > can: m_can: Wakeup net queue once tx was issued > can: m_can: Cache tx putidx and transmits in flight > can: m_can: Use transmit event FIFO watermark level interrupt > can: m_can: Disable unused interrupts > can: m_can: Avoid reading irqstatus twice > can: m_can: Read register PSR only on error > can: m_can: Count TXE FIFO getidx in the driver > can: m_can: Count read getindex in the driver > can: m_can: Batch acknowledge rx fifo > can: m_can: Batch acknowledge transmit events > can: tcan4x5x: Remove invalid write in clear_interrupts > can: tcan4x5x: Fix use of register error status mask > can: tcan4x5x: Fix register range of first block > can: tcan4x5x: Specify separate read/write ranges > > drivers/net/can/m_can/m_can.c | 140 +++++++++++++++--------- > drivers/net/can/m_can/m_can.h | 5 + > drivers/net/can/m_can/tcan4x5x-core.c | 19 ++-- > drivers/net/can/m_can/tcan4x5x-regmap.c | 45 ++++++-- > 4 files changed, 141 insertions(+), 68 deletions(-) > > > base-commit: 094226ad94f471a9f19e8f8e7140a09c2625abaa > prerequisite-patch-id: e9df6751d43bb0d1e3b8938d7e93bc1cfa22cef2 > prerequisite-patch-id: dad9ec37af766bcafe54cb156f896267a0f47fe1 > prerequisite-patch-id: f4e6f1a213a31df2741a5fa3baa87aa45ef6707a BTW: I don't have access to these prerequisite-patch-id.
Good Morning Marc, On Fri, Dec 02, 2022 at 03:03:06PM +0100, Marc Kleine-Budde wrote: > On 16.11.2022 21:52:53, Markus Schneider-Pargmann wrote: > > Hi, > > > > this series is aimed at optimizing the driver code for tcan chips and > > more generally for peripheral m_can chips. > > > > I did different things to improve the performance: > > - Reduce the number of SPI transfers. > > - Reduce the number of interrupts. > > - Enable use of FIFOs. > > > > I am working with a tcan4550 in loopback mode attached to a beaglebone > > black. I am currently working on optimizing the receive path as well > > which will be submitted in another series once it is done. > > The patches I've not commented on look fine. If you re-spin the series > only containing those, I'll include them in my next pull request, which > I'll send out soonish. Ok, thank you, I will send a subset of the patches today. > > regards, > Marc > > > Best, > > Markus > > > > Markus Schneider-Pargmann (15): > > can: m_can: Eliminate double read of TXFQS in tx_handler > > can: m_can: Wakeup net queue once tx was issued > > can: m_can: Cache tx putidx and transmits in flight > > can: m_can: Use transmit event FIFO watermark level interrupt > > can: m_can: Disable unused interrupts > > can: m_can: Avoid reading irqstatus twice > > can: m_can: Read register PSR only on error > > can: m_can: Count TXE FIFO getidx in the driver > > can: m_can: Count read getindex in the driver > > can: m_can: Batch acknowledge rx fifo > > can: m_can: Batch acknowledge transmit events > > can: tcan4x5x: Remove invalid write in clear_interrupts > > can: tcan4x5x: Fix use of register error status mask > > can: tcan4x5x: Fix register range of first block > > can: tcan4x5x: Specify separate read/write ranges > > > > drivers/net/can/m_can/m_can.c | 140 +++++++++++++++--------- > > drivers/net/can/m_can/m_can.h | 5 + > > drivers/net/can/m_can/tcan4x5x-core.c | 19 ++-- > > drivers/net/can/m_can/tcan4x5x-regmap.c | 45 ++++++-- > > 4 files changed, 141 insertions(+), 68 deletions(-) > > > > > > base-commit: 094226ad94f471a9f19e8f8e7140a09c2625abaa > > prerequisite-patch-id: e9df6751d43bb0d1e3b8938d7e93bc1cfa22cef2 > > prerequisite-patch-id: dad9ec37af766bcafe54cb156f896267a0f47fe1 > > prerequisite-patch-id: f4e6f1a213a31df2741a5fa3baa87aa45ef6707a > > BTW: I don't have access to these prerequisite-patch-id. I think I messed up here. I have three patches, SPI fixes and devicetree snippet that this series is based on. I guess I shouldn't have used --base then or rebase on something without these patches first. Thanks, Markus