From patchwork Fri Oct 28 16:59:14 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 840 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp940984wru; Fri, 28 Oct 2022 10:03:18 -0700 (PDT) X-Google-Smtp-Source: AMsMyM56pu6IL7Z0T5dNR/dtS95tDmgQ4N7kqHVP48XS5CoIY32Hnq5ugBZ+LedC+14L/xoRaAC6 X-Received: by 2002:a17:906:328c:b0:780:7574:ced2 with SMTP id 12-20020a170906328c00b007807574ced2mr292146ejw.634.1666976597982; Fri, 28 Oct 2022 10:03:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666976597; cv=none; d=google.com; s=arc-20160816; b=clwbVKYNFvMUJuazQSVFA+ljjJG1zGd5Pe716ir3dLSihhQ89xdhFxI0nbaqVDOrAP Ky3THl/BgykJeUnh8BL7NhfT2e87OhzIjAQQDhKypNqRYEswelCaS0brXLlGOYm+T1Db nAxgfDoxfFRijBcV3Hbx0ENuj2ruWJpxmQ/JEFyheWl7n8b+0jwVwIYYlSMxKeNqJR9g T53nWUQNaRKQvZU5YaZT9X+dtakIPM7NWQEYoncuhYgtIPWzdSOhmVo3Gp6MdqMek4oJ iwobi9WopCovBeuKCxKfhnT2YMDxxyV86+Ou1b5e+L/UiGA9/XELRDAb/aw071QWdXZn a6mA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=YSDOqIdoNlOlB0ihcZOzgF+vJpmvbenipcGLouNqGrE=; b=T1D8zjtOVV2yYX6nd9GjW/PudnR9LDzCQChFiGzTxBDRC9a/qhHz73fpGi0XqUhvyQ 4vqoCKIgZzROdgtmWggsopAFHGw0C2FEOjTLbxyz1ZA3+yVTbuhYdMw1OFZbcv6FMkhG yE37SeOgFnAkvA7loWPur2ms8MlPxELOGYthEJ6WnMVMU2hDM8zHdLTs1UnloO+siBKZ 2pT6DdI8PIVhoX2GeGIzxjN/GwhbuFg3dvpaQgNKH5EP2iZVvz3ZQOoaK/M47Dg0CDDO erpGB9Do9c0BGahf+mQ2jfXm2nEkxSRuLzXpy3risees1gs/Y09/aKv5WQPJ5lUSDOEC x1tw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=H6v3TvOR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i3-20020a508703000000b00458bb34ee93si4814509edb.149.2022.10.28.10.02.52; Fri, 28 Oct 2022 10:03:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=H6v3TvOR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230300AbiJ1RA2 (ORCPT + 99 others); Fri, 28 Oct 2022 13:00:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43316 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230344AbiJ1Q76 (ORCPT ); Fri, 28 Oct 2022 12:59:58 -0400 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 70ED5DF4F; Fri, 28 Oct 2022 09:59:31 -0700 (PDT) Received: by mail-wr1-x429.google.com with SMTP id k8so7442381wrh.1; Fri, 28 Oct 2022 09:59:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YSDOqIdoNlOlB0ihcZOzgF+vJpmvbenipcGLouNqGrE=; b=H6v3TvORnhmLtG/Z0/dp3UNn0K+loybSBe4K2NdETJrcV97iYyZALucUeHVwnKkmi2 iGxpbd0IgBBdACgEXU3YsPravInJUgIM/UtikWB2aW2op0az/WOPja/dGbTH7K60CjNL tEuVdvU21PPFwdzhfaRW0Lcj4QTZCixDqOMwXASKUNQlYibNtb3B031cpwrYZDRS0JI7 M5XOcYE0+eig38tMa3euBSmEH5LrMS1hC0GPNbRmoVPbfRWdVsyQF/YEBVphRAk3jbnW LUgf29x/53RVaUI7NSxgIbEmHgEhbAcBJOGbXo5YN3x4VLrXsC2xXoauAArgo0UY5eBS uYBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YSDOqIdoNlOlB0ihcZOzgF+vJpmvbenipcGLouNqGrE=; b=JGDhGbUHQXM1cJZ5jBW6fqzxLfPJWPsYge7edjDlJ+0nXar6WqRM1BUjRQ3Y75Bk4t yqh4aXcumYZ058ry/Zt34i61cA2WuLc7YAv3jBBscTz/+zm6eq9p2bZgyfWb2+zNEQPD 7AtwQghRcpJIJZqdlDAunitZdYzwSckGqoqtlKLQrbLd1Tf9SVTApxAgJUsOfWus8+Y3 x7RegcLJXQRvZo8OBmtVr2W0JiAaAnWqzcPP0cyoUHqzBfSACDoQo3MDXnfm9p2qiyYs BcDXtkgjecMPIrXJWII6ultwwVz6Ga101eXXKEo329xWx0fWtc694U1bRZiqfpQ5YkNW SAXQ== X-Gm-Message-State: ACrzQf0VwXdloPZfaL/ENYT67it7bs0oabup/0nR7HP9UY6J/zGawbCz NsbuVsr5XUQX2RRE6zBItUQ= X-Received: by 2002:a5d:4811:0:b0:236:7077:e3c3 with SMTP id l17-20020a5d4811000000b002367077e3c3mr191677wrq.368.1666976370328; Fri, 28 Oct 2022 09:59:30 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:29 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 0/7] Add support for Renesas RZ/Five SoC Date: Fri, 28 Oct 2022 17:59:14 +0100 Message-Id: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747951653063253390?= X-GMAIL-MSGID: =?utf-8?q?1747951653063253390?= From: Lad Prabhakar Hi All, The RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP Single) 1.0 GHz, 16-bit DDR3L/DDR4 interface. And it also has many interfaces such as Gbit-Ether, CAN, and USB 2.0, making it ideal for applications such as entry-class social infrastructure gateway control and industrial gateway control. This patch series adds initial SoC DTSi support for Renesas RZ/Five (R9A07G043) SoC. Below is the list of IP blocks enabled in the initial board DTS which can be used to boot via initramfs on RZ/Five SMARC EVK: - AX45MP CPU - CPG - PINCTRL - PLIC - SCIF0 - SYSC Useful links: ------------- [0] https://www.renesas.com/us/en/products/microcontrollers-microprocessors/rz-mpus/rzfive-risc-v-general-purpose-microprocessors-risc-v-cpu-core-andes-ax45mp-single-10-ghz-2ch-gigabit-ethernet [1] http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mp/ Patch series depends on the below patches (which are queued in the Renesas tree for v6.2): ------------------------------------------------------------------------------------ [0] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/commit/?h=renesas-dt-bindings-for-v6.2&id=c27ce08b806d606cd5cd0e8252d1ed2b729b5b55 [1] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/commit/?h=renesas-dt-bindings-for-v6.2&id=7dd1d57c052e88f98b9e9145461b13bca019d108 [2] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/commit/?h=renesas-arm-soc-for-v6.2&id=b3acbca3c80e612478b354e43c1480c3fc15873e [3] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/commit/?h=renesas-arm-dt-for-v6.2&id=49669da644cf000eb79dbede55bd04acf3f2f0a0 [4] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/commit/?h=renesas-arm-dt-for-v6.2&id=b9a0be2054964026aa58966ce9724b672f210835 v4 -> v5: --------- * Rebased patches on -next * Included RB tags * Dropped patches #1 and #4 (form v4) as they are queued up by Renesas trees * Patch #7 from v4 was not needed anymore so dropped it * Patches #4 and #5 are new v4: https://lore.kernel.org/all/20220920184904.90495-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ v3: https://lore.kernel.org/lkml/20220915181558.354737-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ v2: https://lore.kernel.org/all/20220815151451.23293-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ v1: https://lore.kernel.org/lkml/20220726180623.1668-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ Below are the logs from RZ/Five SMARC EVK: ------------------------------------------ / # uname -ra; Linux (none) 6.1.0-rc2-00036-gbad82a074f62 #145 SMP Fri Oct 28 17:18:41 BST 2022 riscv64 GNU/Linux / # cat /proc/cpuinfo; processor : 0 hart : 0 isa : rv64imafdc mmu : sv39 uarch : andestech,ax45mp mvendorid : 0x31e marchid : 0x8000000000008a45 mimpid : 0x500 / # for i in machine family soc_id revision; do echo -n "$i: ";cat /sys/devices/ soc0/$i; done machine: Renesas SMARC EVK based on r9a07g043f01 family: RZ/Five soc_id: r9a07g043 revision: 0 / # / # cat /proc/interrupts CPU0 1: 0 SiFive PLIC 412 Level 1004b800.serial:rx err 2: 16 SiFive PLIC 414 Level 1004b800.serial:rx full 3: 402 SiFive PLIC 415 Level 1004b800.serial:tx empty 4: 0 SiFive PLIC 413 Level 1004b800.serial:break 5: 41826 RISC-V INTC 5 Edge riscv-timer 6: 10 SiFive PLIC 416 Level 1004b800.serial:rx ready IPI0: 0 Rescheduling interrupts IPI1: 0 Function call interrupts IPI2: 0 CPU stop interrupts IPI3: 0 IRQ work interrupts IPI4: 0 Timer broadcast interrupts / # / # cat /proc/meminfo MemTotal: 882252 kB MemFree: 860848 kB MemAvailable: 858608 kB Buffers: 0 kB Cached: 1796 kB SwapCached: 0 kB Active: 0 kB Inactive: 72 kB Active(anon): 0 kB Inactive(anon): 72 kB Active(file): 0 kB Inactive(file): 0 kB Unevictable: 1796 kB Mlocked: 0 kB SwapTotal: 0 kB SwapFree: 0 kB Dirty: 0 kB Writeback: 0 kB AnonPages: 108 kB Mapped: 1200 kB Shmem: 0 kB KReclaimable: 6760 kB Slab: 12360 kB SReclaimable: 6760 kB SUnreclaim: 5600 kB KernelStack: 620 kB PageTables: 32 kB SecPageTables: 0 kB NFS_Unstable: 0 kB Bounce: 0 kB WritebackTmp: 0 kB CommitLimit: 441124 kB Committed_AS: 592 kB VmallocTotal: 67108864 kB VmallocUsed: 1132 kB VmallocChunk: 0 kB Percpu: 84 kB HugePages_Total: 0 HugePages_Free: 0 HugePages_Rsvd: 0 HugePages_Surp: 0 Hugepagesize: 2048 kB Hugetlb: 0 kB / # / # Cheers, Prabhakar Lad Prabhakar (7): dt-bindings: riscv: Sort the CPU core list alphabetically dt-bindings: riscv: Add Andes AX45MP core to the list riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK MAINTAINERS: Add entry for Renesas RISC-V riscv: configs: defconfig: Enable Renesas RZ/Five SoC .../devicetree/bindings/riscv/cpus.yaml | 11 ++- MAINTAINERS | 3 +- arch/riscv/Kconfig.socs | 5 + arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/renesas/Makefile | 2 + arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 57 ++++++++++++ .../boot/dts/renesas/r9a07g043f01-smarc.dts | 27 ++++++ .../boot/dts/renesas/rzfive-smarc-som.dtsi | 58 ++++++++++++ arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi | 91 +++++++++++++++++++ arch/riscv/configs/defconfig | 3 + 10 files changed, 252 insertions(+), 6 deletions(-) create mode 100644 arch/riscv/boot/dts/renesas/Makefile create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi Reviewed-by: Conor Dooley Acked-by: Palmer Dabbelt