From patchwork Fri Oct 28 14:24:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Davis X-Patchwork-Id: 825 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp863755wru; Fri, 28 Oct 2022 07:29:42 -0700 (PDT) X-Google-Smtp-Source: AMsMyM63yQVcPUvo2PBDaMSTK3M9k8DDYDm4+diMiDthE409vRnridPurfvffag6Ygj3jFctGhAx X-Received: by 2002:a17:90b:1d08:b0:212:de5d:e9e5 with SMTP id on8-20020a17090b1d0800b00212de5de9e5mr16757240pjb.239.1666967382107; Fri, 28 Oct 2022 07:29:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666967382; cv=none; d=google.com; s=arc-20160816; b=LyXs8Sw88Da5RlM6DLiHxIc8KTLpiKpny7D6vYxtbK5sgwdAxv7NnX3zHjGyIMCb2V goo4EuMAglqVpQGg0MosC3jj/V/WHsREcfM4Q/HwwF5VmCeFpBxf588A21u08X9stqED FPBGGRR5eLPyRRJauIqjOY9PfNkrUrldYmhY252FzQ8HgzE8/9d8SMhlkOwvsEwGMVxp uD96wMyvU76hZoROhMLojnGhf7y39wjQkk7aFT5Aks/f1G0O6EneWsYK2jDiIBVVAtXC f+MKokr9PqlY/bdWR87ebZapgqT4rhNYa9CExih+JsVO0dLZLHX5yvLohXyQNwnR9AHZ O08A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=kA5Mgq119+ATbl1YiCzW7OI1HyW0bjpkWthHyg3MhQs=; b=m0ctTm/klcEmTTg9ybLWwEn+miUTKUcnQXhSzeS355lDPseroMyF3QpZCyeCSiMaZB ffl9V6Aq4VyzCUxzQFsflSV1pjc5O6GFUWFrbAZeBWGQx79gTIahNxGxzKwjvaiX5JLZ kzJSvRllTbuzUK3dELHzs19M5eyZbKJTzaxjh/PPpmZWuAa/Way7T/DljtKywCZngV7H WK8CQbHl6YfRr+1epLKuy5g3eMOUfk9t8iZbZQuyuIdm/pYtUp0cSuG69bx5tMHjxY/W 4eLwlWqGP1qNv4upi4tg3WMmwRzD7ze0G1VMUt3f4yidUdwc5AgXCmtE8WOwTSxT8/I/ R6VQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Dk3S4EvG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w11-20020aa79a0b000000b005480167b913si5289851pfj.282.2022.10.28.07.29.26; Fri, 28 Oct 2022 07:29:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Dk3S4EvG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230273AbiJ1OYk (ORCPT + 99 others); Fri, 28 Oct 2022 10:24:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33660 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230090AbiJ1OYi (ORCPT ); Fri, 28 Oct 2022 10:24:38 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A6B7CC7B; Fri, 28 Oct 2022 07:24:29 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 29SEOIhT023801; Fri, 28 Oct 2022 09:24:18 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1666967058; bh=kA5Mgq119+ATbl1YiCzW7OI1HyW0bjpkWthHyg3MhQs=; h=From:To:CC:Subject:Date; b=Dk3S4EvGluN/5qR0jkrhReZVmiBo73bTkVRZz9g8a1Eeoj44zjmYfdP9YD+/87GQz 8m77Ug+4FJdVLN36uCha6/qOcnEDaOtm6GsKI/zWbZRZQD3SbvSqxo9XCqP2oSzGNv OD2JEIjB9Rr0IIoc1UTOe+6edh7Q8DAAoDh9jorI= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 29SEOIj2030628 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 28 Oct 2022 09:24:18 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Fri, 28 Oct 2022 09:24:18 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Fri, 28 Oct 2022 09:24:18 -0500 Received: from ula0226330.dal.design.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 29SEOHfP039275; Fri, 28 Oct 2022 09:24:17 -0500 From: Andrew Davis To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Bryan Brattlof , Le Jin , Jan Kiszka , CC: , , Andrew Davis Subject: [PATCH 00/11] AM65x Disable Incomplete DT Nodes Date: Fri, 28 Oct 2022 09:24:06 -0500 Message-ID: <20221028142417.10642-1-afd@ti.com> X-Mailer: git-send-email 2.37.3 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747941989900325353?= X-GMAIL-MSGID: =?utf-8?q?1747941989900325353?= Hello all, Same story as for AM64x[0], AM62x[1], and J7x[2]. Last round for AM65x, but there are some boards that I do not have (Simatic IOT2050), so testing very welcome! Thanks, Andrew [0] https://www.spinics.net/lists/arm-kernel/msg1018532.html [1] https://www.spinics.net/lists/arm-kernel/msg1018864.html [2] https://www.spinics.net/lists/arm-kernel/msg1019544.html Andrew Davis (11): arm64: dts: ti: k3-am65: Enable UART nodes at the board level arm64: dts: ti: k3-am65: Enable I2C nodes at the board level arm64: dts: ti: k3-am65: Enable SPI nodes at the board level arm64: dts: ti: k3-am65: Enable EPWM nodes at the board level arm64: dts: ti: k3-am65: Enable ECAP nodes at the board level arm64: dts: ti: k3-am65: MDIO pinmux should belong to the MDIO node arm64: dts: ti: k3-am65: Enable MDIO nodes at the board level arm64: dts: ti: k3-am65: Enable MCAN nodes at the board level arm64: dts: ti: k3-am65: Enable PCIe nodes at the board level arm64: dts: ti: k3-am65: Enable Mailbox nodes at the board level arm64: dts: ti: k3-am65: Enable McASP nodes at the board level .../boot/dts/ti/k3-am65-iot2050-common.dtsi | 101 ++-------------- arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 41 +++++++ arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi | 18 ++- arch/arm64/boot/dts/ti/k3-am65-wakeup.dtsi | 2 + .../ti/k3-am6528-iot2050-basic-common.dtsi | 1 + .../arm64/boot/dts/ti/k3-am654-base-board.dts | 113 ++++-------------- .../ti/k3-am6548-iot2050-advanced-common.dtsi | 4 - 7 files changed, 94 insertions(+), 186 deletions(-) Reviewed-by: Bryan Brattlof Tested-by: Jan Kiszka