From patchwork Tue Oct 18 07:09:51 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tianjia Zhang X-Patchwork-Id: 261 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1815797wrs; Tue, 18 Oct 2022 00:12:33 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7kYBKAeCgtOuBaMX32QMjhNXz3W+hv6MNJWETnJl66oyzuHSppmKUzxajL9D8Q7pq1wP3p X-Received: by 2002:a17:907:7286:b0:78e:22f9:f169 with SMTP id dt6-20020a170907728600b0078e22f9f169mr1277755ejc.119.1666077152951; Tue, 18 Oct 2022 00:12:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666077152; cv=none; d=google.com; s=arc-20160816; b=q84sQiX7WKJRmM5LT7dLio1cbUVY6IpfhtgO42ipds1qIfQhspzy7gTTt+JJhpQ/LW +Vqjyj9SfKBLjvNf5I9rhdeN9Y/s3yaDv8OP+ewYb8VjGMUgg2e6vMWGhXE3PsJ4c6BP Vh5FKTqML/YsA46pk466YHUx4FMWvo3bK5IfHCE9hskeFesIgQuABFaL9rzuHjyRqwKB TIIP2aEgJBiXQWAvmHkjagAKYrge17vTW0jyWlMhm6YyTBBy/eTjkPApLyR18O134qaF P6pLgrUmBgqS/jgmfM0Jn4SA0uotO8tOz+j57Ug4pLC70CLjcLFyLvSCB5Cp9dVPRyr/ iraQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=N+4YY58IMR5mMlwRbqLSqmwdfC6KI1qxaLhijmpuUK0=; b=c20x7Hv+wDy7fZJkDX5u3mV3L5YkW6fYRmuetBlGXdsy4Eim62cfKA3NXNpmA3AFu/ IklsMImKTy91jqtBieDfg0+3kfhbafvSJ3ppZW3NrsPwIk77nuNBRC+59dZYkPhgQ7Fu ULwhkEa/nz74GmaWaGPBMtvZezcccd73cOtWXrrmwXNpZ/UFtNi4ILrbfWeHqVJYPADk 9ht3fpHkxR9AeiDLELHgs9wgI5f5BQbwohZry61sK6RCcE1SFC+qWBO64I8KYndj3dF+ nf6pxBiL4W9gZYXa58X84z0qXynXZyO9k1cDJCE4ZOCGsgz6Qvb65ExBlA80yfmE2ycN Q2Dg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id js4-20020a17090797c400b00778d193ca81si12317760ejc.550.2022.10.18.00.12.06; Tue, 18 Oct 2022 00:12:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230100AbiJRHKU (ORCPT + 99 others); Tue, 18 Oct 2022 03:10:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33796 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230098AbiJRHKQ (ORCPT ); Tue, 18 Oct 2022 03:10:16 -0400 Received: from out30-54.freemail.mail.aliyun.com (out30-54.freemail.mail.aliyun.com [115.124.30.54]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F0B6D786E3; Tue, 18 Oct 2022 00:10:14 -0700 (PDT) X-Alimail-AntiSpam: AC=PASS;BC=-1|-1;BR=01201311R101e4;CH=green;DM=||false|;DS=||;FP=0|-1|-1|-1|0|-1|-1|-1;HT=ay29a033018046049;MF=tianjia.zhang@linux.alibaba.com;NM=1;PH=DS;RN=15;SR=0;TI=SMTPD_---0VSTUHWa_1666077009; Received: from localhost(mailfrom:tianjia.zhang@linux.alibaba.com fp:SMTPD_---0VSTUHWa_1666077009) by smtp.aliyun-inc.com; Tue, 18 Oct 2022 15:10:10 +0800 From: Tianjia Zhang To: Herbert Xu , "David S. Miller" , Jussi Kivilinna , Ard Biesheuvel , Mark Brown , Catalin Marinas , Will Deacon , Maxime Coquelin , Alexandre Torgue , Eric Biggers , linux-crypto@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Cc: Tianjia Zhang Subject: [PATCH v2 00/15] Optimizing SM3 and SM4 algorithms using arm64 NEON/CE instructions Date: Tue, 18 Oct 2022 15:09:51 +0800 Message-Id: <20221018071006.5717-1-tianjia.zhang@linux.alibaba.com> X-Mailer: git-send-email 2.24.3 (Apple Git-128) MIME-Version: 1.0 X-Spam-Status: No, score=-9.9 required=5.0 tests=BAYES_00, ENV_AND_HDR_SPF_MATCH,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_IN_DEF_SPF_WL autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747008516678085727?= X-GMAIL-MSGID: =?utf-8?q?1747008516678085727?= Hi folks, This series of patches uses different arm64 instruction sets to optimize the SM3 and SM4 algorithms, as well as the optimization of different modes of SM4. patch 1-2: NEON instruction set optimization for SM3 patch 3: Refactored and streamlined SM4 NEON instruction implementation patch 4-5: support test for new SM4 mode patch 6-8: Refactored and streamlined SM4 CE instruction implementation patch 9-12: CE accelerated implementation of SM4 CTS/XTS/ESSIV patch 13: CE accelerated implementation of SM4 CMAC/XCBC/CBCMAC patch 14-15: CE accelerated implementation of SM4 CCM/GCM v2 changes: - remove ARMv9 SVE acceleration implementation - rebase onto v6.1-rc1 Cheers, Tianjia Tianjia Zhang (15): crypto: arm64/sm3 - raise the priority of the CE implementation crypto: arm64/sm3 - add NEON assembly implementation crypto: arm64/sm4 - refactor and simplify NEON implementation crypto: testmgr - add SM4 cts-cbc/essiv/xts/xcbc test vectors crypto: tcrypt - add SM4 cts-cbc/essiv/xts/xcbc test crypto: arm64/sm4 - refactor and simplify CE implementation crypto: arm64/sm4 - simplify sm4_ce_expand_key() of CE implementation crypto: arm64/sm4 - export reusable CE acceleration functions crypto: arm64/sm4 - add CE implementation for CTS-CBC mode crypto: arm64/sm4 - add CE implementation for XTS mode crypto: essiv - allow digestsize to be greater than keysize crypto: arm64/sm4 - add CE implementation for ESSIV mode crypto: arm64/sm4 - add CE implementation for cmac/xcbc/cbcmac crypto: arm64/sm4 - add CE implementation for CCM mode crypto: arm64/sm4 - add CE implementation for GCM mode arch/arm64/crypto/Kconfig | 47 +- arch/arm64/crypto/Makefile | 9 + arch/arm64/crypto/sm3-ce-glue.c | 2 +- arch/arm64/crypto/sm3-neon-core.S | 600 +++++++++++++ arch/arm64/crypto/sm3-neon-glue.c | 103 +++ arch/arm64/crypto/sm4-ce-asm.h | 209 +++++ arch/arm64/crypto/sm4-ce-ccm-core.S | 328 +++++++ arch/arm64/crypto/sm4-ce-ccm-glue.c | 303 +++++++ arch/arm64/crypto/sm4-ce-core.S | 1247 ++++++++++++++++++--------- arch/arm64/crypto/sm4-ce-gcm-core.S | 741 ++++++++++++++++ arch/arm64/crypto/sm4-ce-gcm-glue.c | 286 ++++++ arch/arm64/crypto/sm4-ce-glue.c | 703 ++++++++++++++- arch/arm64/crypto/sm4-ce.h | 16 + arch/arm64/crypto/sm4-neon-core.S | 630 +++++++++----- arch/arm64/crypto/sm4-neon-glue.c | 172 +--- crypto/essiv.c | 11 +- crypto/tcrypt.c | 28 + crypto/testmgr.c | 25 + crypto/testmgr.h | 1161 +++++++++++++++++++++++++ 19 files changed, 5852 insertions(+), 769 deletions(-) create mode 100644 arch/arm64/crypto/sm3-neon-core.S create mode 100644 arch/arm64/crypto/sm3-neon-glue.c create mode 100644 arch/arm64/crypto/sm4-ce-asm.h create mode 100644 arch/arm64/crypto/sm4-ce-ccm-core.S create mode 100644 arch/arm64/crypto/sm4-ce-ccm-glue.c create mode 100644 arch/arm64/crypto/sm4-ce-gcm-core.S create mode 100644 arch/arm64/crypto/sm4-ce-gcm-glue.c create mode 100644 arch/arm64/crypto/sm4-ce.h