Message ID | 1690956412-2439-1-git-send-email-hongxing.zhu@nxp.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f41:0:b0:3e4:2afc:c1 with SMTP id v1csp262575vqx; Wed, 2 Aug 2023 00:04:49 -0700 (PDT) X-Google-Smtp-Source: APBJJlFhYpTaV0VUSWtwaPDcR6lH1CwDvLtUyYgS00s1FqJd9eQSvLER4ZTP9fxru5pKtCaF9jPO X-Received: by 2002:a17:902:dac2:b0:1b6:69dc:44d2 with SMTP id q2-20020a170902dac200b001b669dc44d2mr18853232plx.51.1690959889222; Wed, 02 Aug 2023 00:04:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690959889; cv=none; d=google.com; s=arc-20160816; b=WiqRNAYlDEiDFODRvTSoz6/iBFY2rpziek89sVBD/dYSIF7S16T7ctgNZyPVhLesrd zTYTGwnQUDXklfnGyc+TZbuB4T7C4nc5IQk+nYKVWkPXnPtYclZbigBcJnRDQ58Y1UzP VmJ94eQfI6BG+Wjx2cIuMpSS0390qcfEUVbVgTEEITQG8tBKFr4r0TSwJIRefGlkTFd3 NKJzc7n1+/9abXcDjEfXHamewGgO4lCF91XmeEK/IBxFrlCdHv+Di2DSV2Q130eoU7+6 8wytG/udgfi78iVhf6HVDBX7R0wi1Z3vxbG4+27tv+pnjgmFfN0pjEuRDskAyH0/xodz NNPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=FtCDUNkyn7lLH6BQuQ3/LSz2LFgv3ExAP1HAvh/zPt0=; fh=z1MafgbF6R1gkKU1hfSs3mUT954SWLMzSuIx/+pap2A=; b=s4ke8paqNESqBo/bRTipt7piT6whboSm5hp8nCTGsLFmxOIkaRIM5oL5pU9eGOW2bO EJU22dhHhVPib9fZemy0YsKn2tkEuEHTUOytVUl/AxIMr6AZcsOUARU/RIR+2549lx0D 11KeOayKcoPDN6QWAVjShSNBBQ+nX/+oB/ecCyLEWrHHJh23an/cU3qnSZzvy0KnYN5k PP54iGDsxl2Nv5UnpUG5Z49yiJqbpSbXwz3LU4oblBCXtcaIoWw7GGJAuhLtZRifouXG r0oOhFsP18v9Dc15lYny7INB8hhmCZZI1iuChNfWLyhBj9tmdyJhZZa9vGfrWgzmPC2R KkkA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k9-20020a170902c40900b001b81e6ce809si6799266plk.5.2023.08.02.00.04.14; Wed, 02 Aug 2023 00:04:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232533AbjHBGuJ (ORCPT <rfc822;maxi.paulin@gmail.com> + 99 others); Wed, 2 Aug 2023 02:50:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41650 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232491AbjHBGt1 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 2 Aug 2023 02:49:27 -0400 Received: from inva021.nxp.com (inva021.nxp.com [92.121.34.21]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6C14130C3; Tue, 1 Aug 2023 23:48:59 -0700 (PDT) Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 66A42200EA5; Wed, 2 Aug 2023 08:41:09 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 39E95200E91; Wed, 2 Aug 2023 08:41:09 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id A560A1820F56; Wed, 2 Aug 2023 14:41:07 +0800 (+08) From: Richard Zhu <hongxing.zhu@nxp.com> To: l.stach@pengutronix.de, shawnguo@kernel.org, lpieralisi@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Cc: hongxing.zhu@nxp.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH 0/9] Add legacy i.MX PCIe EP mode supports Date: Wed, 2 Aug 2023 14:06:42 +0800 Message-Id: <1690956412-2439-1-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773099956670878447 X-GMAIL-MSGID: 1773099956670878447 |
Series |
Add legacy i.MX PCIe EP mode supports
|
|
Message
Richard Zhu
Aug. 2, 2023, 6:06 a.m. UTC
Add legacy 32bit i.MX PCIe EP mode support The PCI controller contained in i.MX6/7 legacy SOCs is one dual mode PCIe controller, and can work either as RC or EP. This series add i.MX6/7 PCIe EP mode supports. And had been verified on i.MX6 sabresd and i.MX7 SDB boards. In the verification, one board PCIe is used as RC, the other one is used as EP. Use the cross TX/RX differential cable connect the two PCIe ports of these two boards. +-----------+ +------------+ | PCIe TX |<-------------->|PCIe RX | | | | | | Board | | Board | | | | | | PCIe RX |<-------------->|PCIe TX | +-----------+ +------------+ [PATCH 1/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6Q and i.MX6QP PCIe [PATCH 2/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6SX PCIe EP [PATCH 3/9] dt-bindings: PCI: fsl,imx6q: Add i.MX7D PCIe EP [PATCH 4/9] arm: dts: nxp: Add i.MX6QDL and i.MX6QP PCIe EP supports [PATCH 5/9] arm: dts: nxp: Add i.MX6SX PCIe EP support [PATCH 6/9] arm: dts: nxp: Add i.MX7D PCIe EP support [PATCH 7/9] PCI: imx6: Add i.MX6Q and i.MX6QP PCIe EP supports [PATCH 8/9] PCI: imx6: Add i.MX6SX PCIe EP support [PATCH 9/9] PCI: imx6: Add i.MX7D PCIe EP support Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml | 50 +++++++++++++++++++++++++++++++++++++++++---- arch/arm/boot/dts/nxp/imx/imx6qdl.dtsi | 14 +++++++++++++ arch/arm/boot/dts/nxp/imx/imx6qp.dtsi | 4 ++++ arch/arm/boot/dts/nxp/imx/imx6sx.dtsi | 17 +++++++++++++++ arch/arm/boot/dts/nxp/imx/imx7d.dtsi | 27 ++++++++++++++++++++++++ drivers/pci/controller/dwc/pci-imx6.c | 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++- 6 files changed, 200 insertions(+), 5 deletions(-)
Comments
Hello Richard, On 02.08.23 08:06, Richard Zhu wrote: > Add legacy 32bit i.MX PCIe EP mode support > > The PCI controller contained in i.MX6/7 legacy SOCs is one dual mode > PCIe controller, and can work either as RC or EP. > > This series add i.MX6/7 PCIe EP mode supports. And had been verified > on i.MX6 sabresd and i.MX7 SDB boards. > > In the verification, one board PCIe is used as RC, the other one is used > as EP. > Use the cross TX/RX differential cable connect the two PCIe ports of > these two boards. > > +-----------+ +------------+ > | PCIe TX |<-------------->|PCIe RX | > | | | | > | Board | | Board | > | | | | > | PCIe RX |<-------------->|PCIe TX | > +-----------+ +------------+ I am curious what software you are running on both sides to test? Do you use CONFIG_PCI_EPF_TEST? What do you run on RC side? Thanks, Ahmad > > [PATCH 1/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6Q and i.MX6QP PCIe > [PATCH 2/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6SX PCIe EP > [PATCH 3/9] dt-bindings: PCI: fsl,imx6q: Add i.MX7D PCIe EP > [PATCH 4/9] arm: dts: nxp: Add i.MX6QDL and i.MX6QP PCIe EP supports > [PATCH 5/9] arm: dts: nxp: Add i.MX6SX PCIe EP support > [PATCH 6/9] arm: dts: nxp: Add i.MX7D PCIe EP support > [PATCH 7/9] PCI: imx6: Add i.MX6Q and i.MX6QP PCIe EP supports > [PATCH 8/9] PCI: imx6: Add i.MX6SX PCIe EP support > [PATCH 9/9] PCI: imx6: Add i.MX7D PCIe EP support > > Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml | 50 +++++++++++++++++++++++++++++++++++++++++---- > arch/arm/boot/dts/nxp/imx/imx6qdl.dtsi | 14 +++++++++++++ > arch/arm/boot/dts/nxp/imx/imx6qp.dtsi | 4 ++++ > arch/arm/boot/dts/nxp/imx/imx6sx.dtsi | 17 +++++++++++++++ > arch/arm/boot/dts/nxp/imx/imx7d.dtsi | 27 ++++++++++++++++++++++++ > drivers/pci/controller/dwc/pci-imx6.c | 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++- > 6 files changed, 200 insertions(+), 5 deletions(-) > > >
Hi Ahmad: Thanks for your concerns. > -----Original Message----- > From: Ahmad Fatoum <a.fatoum@pengutronix.de> > Sent: 2023年8月2日 14:52 > To: Hongxing Zhu <hongxing.zhu@nxp.com>; l.stach@pengutronix.de; > shawnguo@kernel.org; lpieralisi@kernel.org; robh+dt@kernel.org; > krzysztof.kozlowski+dt@linaro.org > Cc: devicetree@vger.kernel.org; linux-pci@vger.kernel.org; > linux-kernel@vger.kernel.org; dl-linux-imx <linux-imx@nxp.com>; > kernel@pengutronix.de; linux-arm-kernel@lists.infradead.org > Subject: Re: [PATCH 0/9] Add legacy i.MX PCIe EP mode supports > > Hello Richard, > > On 02.08.23 08:06, Richard Zhu wrote: > > Add legacy 32bit i.MX PCIe EP mode support > > > > The PCI controller contained in i.MX6/7 legacy SOCs is one dual mode > > PCIe controller, and can work either as RC or EP. > > > > This series add i.MX6/7 PCIe EP mode supports. And had been verified > > on i.MX6 sabresd and i.MX7 SDB boards. > > > > In the verification, one board PCIe is used as RC, the other one is > > used as EP. > > Use the cross TX/RX differential cable connect the two PCIe ports of > > these two boards. > > > > +-----------+ +------------+ > > | PCIe TX |<-------------->|PCIe RX | > > | | | | > > | Board | | Board | > > | | | | > > | PCIe RX |<-------------->|PCIe TX | > > +-----------+ +------------+ > > I am curious what software you are running on both sides to test? > Do you use CONFIG_PCI_EPF_TEST? What do you run on RC side? Yes, it is. Beside PCI_EPF_TEST, the CONFIG_PCI_ENDPOINT_TEST is used too. And the pcitest program is used on RC side to verify the MSI and data IO tests features. Best Regards Richard Zhu > > Thanks, > Ahmad > > > > > [PATCH 1/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6Q and i.MX6QP PCIe > > [PATCH 2/9] dt-bindings: PCI: fsl,imx6q: Add i.MX6SX PCIe EP [PATCH > > 3/9] dt-bindings: PCI: fsl,imx6q: Add i.MX7D PCIe EP [PATCH 4/9] arm: > > dts: nxp: Add i.MX6QDL and i.MX6QP PCIe EP supports [PATCH 5/9] arm: > > dts: nxp: Add i.MX6SX PCIe EP support [PATCH 6/9] arm: dts: nxp: Add > > i.MX7D PCIe EP support [PATCH 7/9] PCI: imx6: Add i.MX6Q and i.MX6QP > > PCIe EP supports [PATCH 8/9] PCI: imx6: Add i.MX6SX PCIe EP support > > [PATCH 9/9] PCI: imx6: Add i.MX7D PCIe EP support > > > > Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml | 50 > +++++++++++++++++++++++++++++++++++++++++---- > > arch/arm/boot/dts/nxp/imx/imx6qdl.dtsi | 14 > +++++++++++++ > > arch/arm/boot/dts/nxp/imx/imx6qp.dtsi | 4 > ++++ > > arch/arm/boot/dts/nxp/imx/imx6sx.dtsi | 17 > +++++++++++++++ > > arch/arm/boot/dts/nxp/imx/imx7d.dtsi | 27 > ++++++++++++++++++++++++ > > drivers/pci/controller/dwc/pci-imx6.c | 93 > +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > +++++++++++++++++++++- > > 6 files changed, 200 insertions(+), 5 deletions(-) > > > > > > > > -- > Pengutronix e.K. | > | > Steuerwalder Str. 21 | > http://www.pen/ > gutronix.de%2F&data=05%7C01%7Chongxing.zhu%40nxp.com%7Ccc783fc2b1 > 0340518e0108db9324ec3f%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7 > C0%7C638265559019809339%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4w > LjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C% > 7C%7C&sdata=tC3JGc%2Bo5z5211vCtpbcnO5%2FYC2ghM1te%2FwGOgC9ue8 > %3D&reserved=0 | > 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 > | > Amtsgericht Hildesheim, HRA 2686 | Fax: > +49-5121-206917-5555 |