[v2,0/6] arm64: qcom: sa8775p: add support for PCIe

Message ID 1689311319-22054-1-git-send-email-quic_msarkar@quicinc.com
Headers
Series arm64: qcom: sa8775p: add support for PCIe |

Message

Mrinmay Sarkar July 14, 2023, 5:08 a.m. UTC
  Update the relavent DT bindings for PCIe, add new config to the phy
driver add pcie and phy nodes to the .dtsi file and enable then in
board .dts file for the sa8775p-ride platform.

v1 -> v2:
- correct indentationand sort compatible in qcom,pcie binding
- correct clock name entry and sort compatible in pcie-phy binding
- sort compatible and change commit message in qcom pcie driver
- change offset name, added tx2 and rx2 offsets and sort compatible
  in qmp pcie phy driver
- correct ranges property, added MSI, dma-coherent, cpu-pcie property
  removed iommus property moved pinctrl and gpio property to board dts
  and correct the allignment in pcie dtsi nodes
- added pinctrl and gpio property in board dts

Mrinmay Sarkar (6):
  dt-bindings: PCI: qcom: Add sa8775p compatible
  dt-bindings: phy: qcom,qmp: Add sa8775p QMP PCIe PHY
  PCI: qcom: Add support for sa8775p SoC
  phy: qcom-qmp-pcie: add support for sa8775p
  arm64: dts: qcom: sa8775p: Add pcie0 and pcie1 nodes
  arm64: dts: qcom: sa8775p-ride: enable pcie nodes

 .../devicetree/bindings/pci/qcom,pcie.yaml         |  28 ++
 .../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml   |  19 +-
 arch/arm64/boot/dts/qcom/sa8775p-ride.dts          |  80 +++++
 arch/arm64/boot/dts/qcom/sa8775p.dtsi              | 204 +++++++++++-
 drivers/pci/controller/dwc/pcie-qcom.c             |   1 +
 drivers/phy/qualcomm/phy-qcom-qmp-pcie.c           | 341 +++++++++++++++++++++
 drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h |   1 +
 .../phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v5_20.h |   2 +
 8 files changed, 673 insertions(+), 3 deletions(-)
  

Comments

Vinod Koul July 18, 2023, 6:15 a.m. UTC | #1
On Fri, 14 Jul 2023 10:38:32 +0530, Mrinmay Sarkar wrote:
> Update the relavent DT bindings for PCIe, add new config to the phy
> driver add pcie and phy nodes to the .dtsi file and enable then in
> board .dts file for the sa8775p-ride platform.
> 
> v1 -> v2:
> - correct indentationand sort compatible in qcom,pcie binding
> - correct clock name entry and sort compatible in pcie-phy binding
> - sort compatible and change commit message in qcom pcie driver
> - change offset name, added tx2 and rx2 offsets and sort compatible
>   in qmp pcie phy driver
> - correct ranges property, added MSI, dma-coherent, cpu-pcie property
>   removed iommus property moved pinctrl and gpio property to board dts
>   and correct the allignment in pcie dtsi nodes
> - added pinctrl and gpio property in board dts
> 
> [...]

Applied, thanks!

[2/6] dt-bindings: phy: qcom,qmp: Add sa8775p QMP PCIe PHY
      commit: fd2d4e4c19864fdd400d961de899163323ab7fa9
[4/6] phy: qcom-qmp-pcie: add support for sa8775p
      commit: a05b6d5135ec3e65520ae0eaa1b24d4c6549424e

Best regards,