Message ID | 1666598803-1912-1-git-send-email-hongxing.zhu@nxp.com |
---|---|
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp320041wru; Mon, 24 Oct 2022 01:28:52 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7gq27bHYK4e1feKHka1o5jBaKmueHlfOM+/QDFUsVuam7z6aC+IiLBn0E0mfH6QoSzrB9S X-Received: by 2002:a05:6402:4441:b0:454:8a74:5459 with SMTP id o1-20020a056402444100b004548a745459mr29086618edb.155.1666600132352; Mon, 24 Oct 2022 01:28:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666600132; cv=none; d=google.com; s=arc-20160816; b=M1Y+9LkOthb1ERZ5lhe7Xo7Ciu23kRrWkXbRDvnHoA/AN0NCRGiZsRqLnW/yDr5pK4 WSc+jKCo1T7l1D/omFle/+Hg3KGADvD9sl2k2mAuywjtVIoWb6NZnd7FD2I0NIuV+d8C 50cGkhRvn1lrk7zJbHQv6aM4AwnQRLZvmanKf51Tvf3zfGn7KFRsi0t3Yw91oodgVcZ5 CqyfhuIsH0zt3rNwVL+y/sp4grh07o7MFn9NwtSn8nLSPg+CVp/jmdlPDCBZoQS/9AkH B2WtphTvKZ3mh7G+kp3rdD4tKi4R+cn2p+XXtHfUD9lpidb+sSv+bdbxTughA6+V9YuC EC+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=U/1SEi5SKiLikw0nTNu2YeVzUHrMMi76LQrDqRpOyck=; b=ObxDAW3HacazucCuwgZoMXXfyQx6tokwCdP7iS1/RFzqoImbhKwkv5j67ccosO1q7+ Rqa8JYxM/fJAI+V3n768iKoklSV9zkPWVD8IsbD5jcklUIbmWI2F8a4GCUi0jDKmLGTk OOtFEWASEgWV/GdZBNK32Er+DAXxFcUNx+F0eTZsVBfncr9XDeYu4W12IjmaNKk6+unq gopqpF7KY3sKIJ88y2PgoMHQ0tY6zN870IMUvMe1UlPMr21UPm6bjO2vfJ+z/ZeAXXaS oMf/DQhU4+I5qZgCmFvd5gtfb/CNMRc1P3NGjIozw/hLgd4CEeLJZ1UL09qgSCdfUA4H 7YlA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r9-20020a05640251c900b0043dfc949d31si29323547edd.25.2022.10.24.01.28.29; Mon, 24 Oct 2022 01:28:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230017AbiJXI1z (ORCPT <rfc822;pwkd43@gmail.com> + 99 others); Mon, 24 Oct 2022 04:27:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53642 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230233AbiJXI1r (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 24 Oct 2022 04:27:47 -0400 Received: from inva021.nxp.com (inva021.nxp.com [92.121.34.21]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0254A1B7AD; Mon, 24 Oct 2022 01:27:38 -0700 (PDT) Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 853CD220E80; Mon, 24 Oct 2022 10:27:05 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 57181220E60; Mon, 24 Oct 2022 10:27:05 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 538481802201; Mon, 24 Oct 2022 16:27:03 +0800 (+08) From: Richard Zhu <hongxing.zhu@nxp.com> To: l.stach@pengutronix.de, bhelgaas@google.com, robh+dt@kernel.org, lorenzo.pieralisi@arm.com, shawnguo@kernel.org, kishon@ti.com, kw@linux.com, frank.li@nxp.com Cc: hongxing.zhu@nxp.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v4 0/14] Add i.MX PCIe EP mode support Date: Mon, 24 Oct 2022 16:06:29 +0800 Message-Id: <1666598803-1912-1-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747556900587720412?= X-GMAIL-MSGID: =?utf-8?q?1747556900587720412?= |
Series |
Add i.MX PCIe EP mode support
|
|
Message
Richard Zhu
Oct. 24, 2022, 8:06 a.m. UTC
i.MX PCIe controller is one dual mode PCIe controller, and can work either as RC or EP. This series add the i.MX PCIe EP mode support. And had been verified on i.MX8MQ, i.MX8MM EVK and i.MX8MP EVK boards. In the verification, one EVK board used as RC, the other one used as EP. Use the cross TX/RX differential cable connect the two PCIe ports of these two EVK boards. +-----------+ +------------+ | PCIe TX |<-------------->|PCIe RX | | | | | |EVK Board | |EVK Board | | | | | | PCIe RX |<-------------->|PCIe TX | +-----------+ +------------+ NOTE: Re-base to 6.1-rc1, and re-send the v4 series. BTW, the following PHY changes [1] is required when apply this series. [1] https://patchwork.kernel.org/project/linux-pci/cover/1665625622-20551-1-git-send-email-hongxing.zhu@nxp.com/ Main changes from v3 -> v4: - Add the Rob's ACK in the dt-binding patch. - Use "i.MX" to keep spell consistent. - Squash generic endpoint infrastructure changes of "[12/14] PCI: imx6: Add iMX8MM PCIe EP mode" into Kconfig changes. Main changes from v2 -> v3: - Add the i.MX8MP PCIe EP support, and verified on i.MX8MP EVK board. - Rebase to latest pci/next branch(tag: v6.0-rc1 plus some PCIe changes). Main changes from v1 -> v2: - Add Rob's ACK into first two commits. - Rebase to the tag: pci-v5.20-changes of the pci/next branch. Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 3 ++ arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 14 ++++++ arch/arm64/boot/dts/freescale/imx8mm.dtsi | 20 +++++++++ arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 13 ++++++ arch/arm64/boot/dts/freescale/imx8mp.dtsi | 19 ++++++++ arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 12 ++++++ arch/arm64/boot/dts/freescale/imx8mq.dtsi | 27 ++++++++++++ drivers/misc/pci_endpoint_test.c | 2 + drivers/pci/controller/dwc/Kconfig | 23 +++++++++- drivers/pci/controller/dwc/pci-imx6.c | 200 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++-------- 10 files changed, 314 insertions(+), 19 deletions(-) [RESEND v4 01/14] dt-bindings: imx6q-pcie: Add i.MX8MM PCIe EP mode [RESEND v4 02/14] dt-bindings: imx6q-pcie: Add i.MX8MQ PCIe EP mode [RESEND v4 03/14] dt-bindings: imx6q-pcie: Add i.MX8MP PCIe EP mode [RESEND v4 04/14] arm64: dts: Add i.MX8MM PCIe EP support [RESEND v4 05/14] arm64: dts: Add i.MX8MM PCIe EP support on EVK [RESEND v4 06/14] arm64: dts: Add i.MX8MQ PCIe EP support [RESEND v4 07/14] arm64: dts: Add i.MX8MQ PCIe EP support on EVK [RESEND v4 08/14] arm64: dts: Add i.MX8MP PCIe EP support [RESEND v4 09/14] arm64: dts: Add i.MX8MP PCIe EP support on EVK [RESEND v4 10/14] misc: pci_endpoint_test: Add i.MX8 PCIe EP device [RESEND v4 11/14] PCI: imx6: Add i.MX PCIe EP mode support [RESEND v4 12/14] PCI: imx6: Add i.MX8MQ PCIe EP support [RESEND v4 13/14] PCI: imx6: Add i.MX8MM PCIe EP support [RESEND v4 14/14] PCI: imx6: Add i.MX8MP PCIe EP support
Comments
Ping. Almost one month pass away after this re-send of v4 series. Any comments? Thanks. Best Regards Richard Zhu > -----Original Message----- > From: Richard Zhu <hongxing.zhu@nxp.com> > Sent: 2022年10月24日 16:06 > To: l.stach@pengutronix.de; bhelgaas@google.com; robh+dt@kernel.org; > lorenzo.pieralisi@arm.com; shawnguo@kernel.org; kishon@ti.com; > kw@linux.com; Frank Li <frank.li@nxp.com> > Cc: Hongxing Zhu <hongxing.zhu@nxp.com>; linux-pci@vger.kernel.org; > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; > linux-kernel@vger.kernel.org; kernel@pengutronix.de; dl-linux-imx > <linux-imx@nxp.com> > Subject: [PATCH v4 0/14] Add i.MX PCIe EP mode support > > i.MX PCIe controller is one dual mode PCIe controller, and can work either as > RC or EP. > > This series add the i.MX PCIe EP mode support. And had been verified on > i.MX8MQ, i.MX8MM EVK and i.MX8MP EVK boards. > > In the verification, one EVK board used as RC, the other one used as EP. > Use the cross TX/RX differential cable connect the two PCIe ports of these two > EVK boards. > > +-----------+ +------------+ > | PCIe TX |<-------------->|PCIe RX | > | | | | > |EVK Board | |EVK Board | > | | | | > | PCIe RX |<-------------->|PCIe TX | > +-----------+ +------------+ > > NOTE: > Re-base to 6.1-rc1, and re-send the v4 series. > BTW, the following PHY changes [1] is required when apply this series. > > [1] > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpatchw > ork.kernel.org%2Fproject%2Flinux-pci%2Fcover%2F1665625622-20551-1-git-s > end-email-hongxing.zhu%40nxp.com%2F&data=05%7C01%7Chongxing.z > hu%40nxp.com%7C80b50b3789f9433f62e008dab5998a09%7C686ea1d3bc2b > 4c6fa92cd99c5c301635%7C0%7C0%7C638021968298265067%7CUnknown% > 7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwi > LCJXVCI6Mn0%3D%7C3000%7C%7C%7C&sdata=j70ORNKBvTCjWtJzS375 > TvuQfCGrVRQNbxS%2BhrGI0ZA%3D&reserved=0 > > Main changes from v3 -> v4: > - Add the Rob's ACK in the dt-binding patch. > - Use "i.MX" to keep spell consistent. > - Squash generic endpoint infrastructure changes of > "[12/14] PCI: imx6: Add iMX8MM PCIe EP mode" into Kconfig changes. > > Main changes from v2 -> v3: > - Add the i.MX8MP PCIe EP support, and verified on i.MX8MP EVK board. > - Rebase to latest pci/next branch(tag: v6.0-rc1 plus some PCIe changes). > > Main changes from v1 -> v2: > - Add Rob's ACK into first two commits. > - Rebase to the tag: pci-v5.20-changes of the pci/next branch. > > Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 3 ++ > arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 14 ++++++ > arch/arm64/boot/dts/freescale/imx8mm.dtsi | 20 > +++++++++ > arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 13 ++++++ > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 19 > ++++++++ > arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 12 ++++++ > arch/arm64/boot/dts/freescale/imx8mq.dtsi | 27 > ++++++++++++ > drivers/misc/pci_endpoint_test.c | 2 + > drivers/pci/controller/dwc/Kconfig | 23 > +++++++++- > drivers/pci/controller/dwc/pci-imx6.c | 200 > +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > ++++++++++++++++-------- > 10 files changed, 314 insertions(+), 19 deletions(-) > > [RESEND v4 01/14] dt-bindings: imx6q-pcie: Add i.MX8MM PCIe EP mode > [RESEND v4 02/14] dt-bindings: imx6q-pcie: Add i.MX8MQ PCIe EP mode > [RESEND v4 03/14] dt-bindings: imx6q-pcie: Add i.MX8MP PCIe EP mode > [RESEND v4 04/14] arm64: dts: Add i.MX8MM PCIe EP support [RESEND v4 > 05/14] arm64: dts: Add i.MX8MM PCIe EP support on EVK [RESEND v4 06/14] > arm64: dts: Add i.MX8MQ PCIe EP support [RESEND v4 07/14] arm64: dts: > Add i.MX8MQ PCIe EP support on EVK [RESEND v4 08/14] arm64: dts: Add > i.MX8MP PCIe EP support [RESEND v4 09/14] arm64: dts: Add i.MX8MP PCIe > EP support on EVK [RESEND v4 10/14] misc: pci_endpoint_test: Add i.MX8 > PCIe EP device [RESEND v4 11/14] PCI: imx6: Add i.MX PCIe EP mode support > [RESEND v4 12/14] PCI: imx6: Add i.MX8MQ PCIe EP support [RESEND v4 > 13/14] PCI: imx6: Add i.MX8MM PCIe EP support [RESEND v4 14/14] PCI: imx6: > Add i.MX8MP PCIe EP support
On Tue, Nov 15, 2022 at 04:42:30AM +0000, Hongxing Zhu wrote: > Ping. > Almost one month pass away after this re-send of v4 series. > Any comments? Can you rebase on top of v6.2-rc1 and resend it please ? I will merge the dt bindings and PCI changes then. Thanks, Lorenzo > Thanks. > Best Regards > Richard Zhu > > > -----Original Message----- > > From: Richard Zhu <hongxing.zhu@nxp.com> > > Sent: 2022年10月24日 16:06 > > To: l.stach@pengutronix.de; bhelgaas@google.com; robh+dt@kernel.org; > > lorenzo.pieralisi@arm.com; shawnguo@kernel.org; kishon@ti.com; > > kw@linux.com; Frank Li <frank.li@nxp.com> > > Cc: Hongxing Zhu <hongxing.zhu@nxp.com>; linux-pci@vger.kernel.org; > > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; > > linux-kernel@vger.kernel.org; kernel@pengutronix.de; dl-linux-imx > > <linux-imx@nxp.com> > > Subject: [PATCH v4 0/14] Add i.MX PCIe EP mode support > > > > i.MX PCIe controller is one dual mode PCIe controller, and can work either as > > RC or EP. > > > > This series add the i.MX PCIe EP mode support. And had been verified on > > i.MX8MQ, i.MX8MM EVK and i.MX8MP EVK boards. > > > > In the verification, one EVK board used as RC, the other one used as EP. > > Use the cross TX/RX differential cable connect the two PCIe ports of these two > > EVK boards. > > > > +-----------+ +------------+ > > | PCIe TX |<-------------->|PCIe RX | > > | | | | > > |EVK Board | |EVK Board | > > | | | | > > | PCIe RX |<-------------->|PCIe TX | > > +-----------+ +------------+ > > > > NOTE: > > Re-base to 6.1-rc1, and re-send the v4 series. > > BTW, the following PHY changes [1] is required when apply this series. > > > > [1] > > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpatchw > > ork.kernel.org%2Fproject%2Flinux-pci%2Fcover%2F1665625622-20551-1-git-s > > end-email-hongxing.zhu%40nxp.com%2F&data=05%7C01%7Chongxing.z > > hu%40nxp.com%7C80b50b3789f9433f62e008dab5998a09%7C686ea1d3bc2b > > 4c6fa92cd99c5c301635%7C0%7C0%7C638021968298265067%7CUnknown% > > 7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwi > > LCJXVCI6Mn0%3D%7C3000%7C%7C%7C&sdata=j70ORNKBvTCjWtJzS375 > > TvuQfCGrVRQNbxS%2BhrGI0ZA%3D&reserved=0 > > > > Main changes from v3 -> v4: > > - Add the Rob's ACK in the dt-binding patch. > > - Use "i.MX" to keep spell consistent. > > - Squash generic endpoint infrastructure changes of > > "[12/14] PCI: imx6: Add iMX8MM PCIe EP mode" into Kconfig changes. > > > > Main changes from v2 -> v3: > > - Add the i.MX8MP PCIe EP support, and verified on i.MX8MP EVK board. > > - Rebase to latest pci/next branch(tag: v6.0-rc1 plus some PCIe changes). > > > > Main changes from v1 -> v2: > > - Add Rob's ACK into first two commits. > > - Rebase to the tag: pci-v5.20-changes of the pci/next branch. > > > > Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 3 ++ > > arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 14 ++++++ > > arch/arm64/boot/dts/freescale/imx8mm.dtsi | 20 > > +++++++++ > > arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 13 ++++++ > > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 19 > > ++++++++ > > arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 12 ++++++ > > arch/arm64/boot/dts/freescale/imx8mq.dtsi | 27 > > ++++++++++++ > > drivers/misc/pci_endpoint_test.c | 2 + > > drivers/pci/controller/dwc/Kconfig | 23 > > +++++++++- > > drivers/pci/controller/dwc/pci-imx6.c | 200 > > +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > > ++++++++++++++++-------- > > 10 files changed, 314 insertions(+), 19 deletions(-) > > > > [RESEND v4 01/14] dt-bindings: imx6q-pcie: Add i.MX8MM PCIe EP mode > > [RESEND v4 02/14] dt-bindings: imx6q-pcie: Add i.MX8MQ PCIe EP mode > > [RESEND v4 03/14] dt-bindings: imx6q-pcie: Add i.MX8MP PCIe EP mode > > [RESEND v4 04/14] arm64: dts: Add i.MX8MM PCIe EP support [RESEND v4 > > 05/14] arm64: dts: Add i.MX8MM PCIe EP support on EVK [RESEND v4 06/14] > > arm64: dts: Add i.MX8MQ PCIe EP support [RESEND v4 07/14] arm64: dts: > > Add i.MX8MQ PCIe EP support on EVK [RESEND v4 08/14] arm64: dts: Add > > i.MX8MP PCIe EP support [RESEND v4 09/14] arm64: dts: Add i.MX8MP PCIe > > EP support on EVK [RESEND v4 10/14] misc: pci_endpoint_test: Add i.MX8 > > PCIe EP device [RESEND v4 11/14] PCI: imx6: Add i.MX PCIe EP mode support > > [RESEND v4 12/14] PCI: imx6: Add i.MX8MQ PCIe EP support [RESEND v4 > > 13/14] PCI: imx6: Add i.MX8MM PCIe EP support [RESEND v4 14/14] PCI: imx6: > > Add i.MX8MP PCIe EP support
Hi Lorenzo: > -----Original Message----- > From: Lorenzo Pieralisi <lpieralisi@kernel.org> > Sent: 2023年1月14日 0:17 > To: Hongxing Zhu <hongxing.zhu@nxp.com> > Cc: l.stach@pengutronix.de; bhelgaas@google.com; robh+dt@kernel.org; > lorenzo.pieralisi@arm.com; shawnguo@kernel.org; kishon@ti.com; > kw@linux.com; Frank Li <frank.li@nxp.com>; linux-pci@vger.kernel.org; > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; > linux-kernel@vger.kernel.org; kernel@pengutronix.de; dl-linux-imx > <linux-imx@nxp.com> > Subject: Re: [PATCH v4 0/14] Add i.MX PCIe EP mode support > > On Tue, Nov 15, 2022 at 04:42:30AM +0000, Hongxing Zhu wrote: > > Ping. > > Almost one month pass away after this re-send of v4 series. > > Any comments? > > Can you rebase on top of v6.2-rc1 and resend it please ? I will merge the dt > bindings and PCI changes then. > Sure, I would send next version after rebase to v6.2-rc1. Thanks a lot for your kindly help. Best Regards Richard Zhu > Thanks, > Lorenzo > > > Thanks. > > Best Regards > > Richard Zhu > > > > > -----Original Message----- > > > From: Richard Zhu <hongxing.zhu@nxp.com> > > > Sent: 2022年10月24日 16:06 > > > To: l.stach@pengutronix.de; bhelgaas@google.com; robh+dt@kernel.org; > > > lorenzo.pieralisi@arm.com; shawnguo@kernel.org; kishon@ti.com; > > > kw@linux.com; Frank Li <frank.li@nxp.com> > > > Cc: Hongxing Zhu <hongxing.zhu@nxp.com>; linux-pci@vger.kernel.org; > > > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; > > > linux-kernel@vger.kernel.org; kernel@pengutronix.de; dl-linux-imx > > > <linux-imx@nxp.com> > > > Subject: [PATCH v4 0/14] Add i.MX PCIe EP mode support > > > > > > i.MX PCIe controller is one dual mode PCIe controller, and can work > > > either as RC or EP. > > > > > > This series add the i.MX PCIe EP mode support. And had been verified > > > on i.MX8MQ, i.MX8MM EVK and i.MX8MP EVK boards. > > > > > > In the verification, one EVK board used as RC, the other one used as EP. > > > Use the cross TX/RX differential cable connect the two PCIe ports of > > > these two EVK boards. > > > > > > +-----------+ +------------+ > > > | PCIe TX |<-------------->|PCIe RX | > > > | | | | > > > |EVK Board | |EVK Board | > > > | | | | > > > | PCIe RX |<-------------->|PCIe TX | > > > +-----------+ +------------+ > > > > > > NOTE: > > > Re-base to 6.1-rc1, and re-send the v4 series. > > > BTW, the following PHY changes [1] is required when apply this series. > > > > > > [1] > > > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpa > > > > tchw%2F&data=05%7C01%7Chongxing.zhu%40nxp.com%7C5ccb28e3920441 > 0c3e76 > > > > 08daf581a77c%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C6380 > 922344 > > > > 55286842%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoi > V2luMzI > > > > iLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&sdata=7F00u1UU > 7PfxLw > > > fBrIMPvLvLQT8ZJ6HOwkALiNsBJcI%3D&reserved=0 > > > > ork.kernel.org%2Fproject%2Flinux-pci%2Fcover%2F1665625622-20551-1-gi > > > t-s > > > > end-email-hongxing.zhu%40nxp.com%2F&data=05%7C01%7Chongxing.z > > > > hu%40nxp.com%7C80b50b3789f9433f62e008dab5998a09%7C686ea1d3bc2b > > > > 4c6fa92cd99c5c301635%7C0%7C0%7C638021968298265067%7CUnknown% > > > > 7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwi > > > > LCJXVCI6Mn0%3D%7C3000%7C%7C%7C&sdata=j70ORNKBvTCjWtJzS375 > > > TvuQfCGrVRQNbxS%2BhrGI0ZA%3D&reserved=0 > > > > > > Main changes from v3 -> v4: > > > - Add the Rob's ACK in the dt-binding patch. > > > - Use "i.MX" to keep spell consistent. > > > - Squash generic endpoint infrastructure changes of > > > "[12/14] PCI: imx6: Add iMX8MM PCIe EP mode" into Kconfig changes. > > > > > > Main changes from v2 -> v3: > > > - Add the i.MX8MP PCIe EP support, and verified on i.MX8MP EVK board. > > > - Rebase to latest pci/next branch(tag: v6.0-rc1 plus some PCIe changes). > > > > > > Main changes from v1 -> v2: > > > - Add Rob's ACK into first two commits. > > > - Rebase to the tag: pci-v5.20-changes of the pci/next branch. > > > > > > Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 3 ++ > > > arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 14 > ++++++ > > > arch/arm64/boot/dts/freescale/imx8mm.dtsi | 20 > > > +++++++++ > > > arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 13 > ++++++ > > > arch/arm64/boot/dts/freescale/imx8mp.dtsi | 19 > > > ++++++++ > > > arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 12 > ++++++ > > > arch/arm64/boot/dts/freescale/imx8mq.dtsi | 27 > > > ++++++++++++ > > > drivers/misc/pci_endpoint_test.c | 2 + > > > drivers/pci/controller/dwc/Kconfig | 23 > > > +++++++++- > > > drivers/pci/controller/dwc/pci-imx6.c | 200 > > > > +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > > > ++++++++++++++++-------- > > > 10 files changed, 314 insertions(+), 19 deletions(-) > > > > > > [RESEND v4 01/14] dt-bindings: imx6q-pcie: Add i.MX8MM PCIe EP mode > > > [RESEND v4 02/14] dt-bindings: imx6q-pcie: Add i.MX8MQ PCIe EP mode > > > [RESEND v4 03/14] dt-bindings: imx6q-pcie: Add i.MX8MP PCIe EP mode > > > [RESEND v4 04/14] arm64: dts: Add i.MX8MM PCIe EP support [RESEND v4 > > > 05/14] arm64: dts: Add i.MX8MM PCIe EP support on EVK [RESEND v4 > > > 06/14] > > > arm64: dts: Add i.MX8MQ PCIe EP support [RESEND v4 07/14] arm64: dts: > > > Add i.MX8MQ PCIe EP support on EVK [RESEND v4 08/14] arm64: dts: Add > > > i.MX8MP PCIe EP support [RESEND v4 09/14] arm64: dts: Add i.MX8MP > > > PCIe EP support on EVK [RESEND v4 10/14] misc: pci_endpoint_test: > > > Add i.MX8 PCIe EP device [RESEND v4 11/14] PCI: imx6: Add i.MX PCIe > > > EP mode support [RESEND v4 12/14] PCI: imx6: Add i.MX8MQ PCIe EP > > > support [RESEND v4 13/14] PCI: imx6: Add i.MX8MM PCIe EP support > [RESEND v4 14/14] PCI: imx6: > > > Add i.MX8MP PCIe EP support