From patchwork Wed Feb 14 23:15:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Andrew Pinski (QUIC)" X-Patchwork-Id: 201175 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:b825:b0:106:860b:bbdd with SMTP id da37csp42485dyb; Wed, 14 Feb 2024 15:16:34 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXPdUyvQ8W6kJvjxCJHLxnL9NZCFogDHnMt6PmhME9UUywwU2guH1qrmT+6wB6CIigVX9YkGuLT5ZuGUCeyYHodiZcLOg== X-Google-Smtp-Source: AGHT+IFlzpIFfebqc7PWH8ZIV5rY/M5qbXT46pSTkoUfA3ZMgrS9UAPc9EiKNGqmfPZpLJqPBL1G X-Received: by 2002:a0c:f114:0:b0:68f:11cd:5cbc with SMTP id i20-20020a0cf114000000b0068f11cd5cbcmr89197qvl.36.1707952593793; Wed, 14 Feb 2024 15:16:33 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707952593; cv=pass; d=google.com; s=arc-20160816; b=hhhkQaFbpMrvlV/7IbRb60Q4BsqxtnCXGOo1u2NvYDtqHmrP0tduKpry9xDR3eBQ31 9jJ/IUpM5LxcFpZ4f3JWvHtTuBpEDstzgUdQ0yHKnhnECietqsdsmh41bs1eg/am2JCh nz++o7ih4COED/NzuNub56Pb7oJkOuTEbNdm7UQb/WzmaGR81gn+o3M7C4ahpN6mmasV rDEQtV8gEc7z46/PTowzGzhFJvjsD+QUJvj3RduiuSkbfN5+RKdSEHpqypnlUANOy5HD QdA1SK7CD78Lf35a0R6daVRvo9qne3taSPw6ondeaGLukTO6JbzV34lHlGKnp9XMSC5I ijLg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=t5kWhrP6XgkYseEscqQ31lrpun79N6f7Fhei2b2voJc=; fh=o3CEdS3yGN/eIa89Zn0Kf01WYLxTE9IjKuSQGVPeOHI=; b=FjhpsyzDS29Ri9YNb0RP2S6rnbTTB6/XjjkfjWJ5abjdj7p0Qbvb3uRuXA0Vma5pVE IXyAfMH1GM7Aw5Cwh9wB/MnI/9o1OH7e7X7I3/Rm1JB48RZYRK4T92U0L9vOhVuaAuqT b7De9GL/bDKwDh3mlepTUKZZVV4K6eoMRhuacLUkx/cmRw0pdgBGWNB+dYTTQv36G4V5 B2GLlr80R0zbb9cjesXIfuz8FBrxubj5HCtwbq5GPZDu0WhqiPZ+z1S1ASx3BPYCoAtL r2ZT/s0jww3cngt+9wAXDB4PGwtOPe0z+whRYd6kDIryaPCTuHofj85pjfvBv1Xm6XdU W4ww==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=OQhVSfGG; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id ed10-20020ad44eaa000000b0068c9dbda5bcsi93236qvb.389.2024.02.14.15.16.33 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Feb 2024 15:16:33 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=OQhVSfGG; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 73877386181E for ; Wed, 14 Feb 2024 23:16:33 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by sourceware.org (Postfix) with ESMTPS id BB67C386102E for ; Wed, 14 Feb 2024 23:15:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org BB67C386102E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=quicinc.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org BB67C386102E Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1707952539; cv=none; b=QNKThZFCrGDr14vXPUFTKxqoLzmMNduwbhfs4oEuU/pbm53VG/++yFsN2rAMYvcVrF/5ySnGQhwuypc8mJVtp0cOhPj3pRIA5zqkbe8nShMPnwklXPcg/cG8NYhRma6AQB5VXQvx6zaMuU+8463NJVPrdedYbWDRv31/97fT8Lk= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1707952539; c=relaxed/simple; bh=fiuZzn77n76SEaOYGDEshOj4spVH+kMdamGGgG2rJHc=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=XqcymtQSopYPAMNWnHSOTzWhfLfF8A30DDloygZBdsYeog/XxYkKXOu0+jMJbfgvbp4kZeAaWc9uxlblJmt0skxZ/Puf19GC+iXpk7bcwxTieUFGuiUSbgNnvwSf3cXqIgZD2ZPRMLc9CmNXZuvf7ZnTOgEYCD4Ng4u8WqkPStU= ARC-Authentication-Results: i=1; server2.sourceware.org Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41EMTitS021337 for ; Wed, 14 Feb 2024 23:15:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= qcppdkim1; bh=t5kWhrP6XgkYseEscqQ31lrpun79N6f7Fhei2b2voJc=; b=OQ hVSfGGdrnc/B9anbCwpa2qxSm3F2dc9X2kq6VjrUZPBvKh9ASkmlSbuHkNUt5meE LAWaojZGaQ67rVns+orhnIxxFpjVou8gHoSkTECASRmzP56v6Yh0bn6O8LRqpT9L 5aqfWJtuQZINKtuWGRmSY9ko3Y3+s5NKd1XIk6x6GMSO5NcDEFCVFY66PfOalX+s qLd2OZmHtYbW9YILU/50Xm3oxHrU8a/j1pxxO6GPJqDrbbWRIrdi0utOz5aDlaJY NDFQMPpOXmNfuz73IJ10xyt724kImfpHx7Qr7E8FFClaIJXVXa+9J9i75kYazgK3 2SilkHp+5YY/W6GOOr8g== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w96c3r2a1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Wed, 14 Feb 2024 23:15:36 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41ENFaTn004731 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Wed, 14 Feb 2024 23:15:36 GMT Received: from hu-apinski-lv.qualcomm.com (10.49.16.6) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Wed, 14 Feb 2024 15:15:35 -0800 From: Andrew Pinski To: CC: Andrew Pinski Subject: [PATCH 1/2] doc: Fix some standard named pattern documentation modes Date: Wed, 14 Feb 2024 15:15:20 -0800 Message-ID: <20240214231521.1995779-2-quic_apinski@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240214231521.1995779-1-quic_apinski@quicinc.com> References: <20240214231521.1995779-1-quic_apinski@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01b.na.qualcomm.com (10.47.209.197) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: mlnD5L0jtCdhbVLQeSul5rICPsR2J6PX X-Proofpoint-GUID: mlnD5L0jtCdhbVLQeSul5rICPsR2J6PX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-14_15,2024-02-14_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 suspectscore=0 impostorscore=0 adultscore=0 mlxscore=0 mlxlogscore=632 malwarescore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 phishscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402140175 X-Spam-Status: No, score=-13.3 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790918098853189664 X-GMAIL-MSGID: 1790918098853189664 Currently these use `@var{m3}` but the 3 here is a literal 3 and not part of the mode itself so it should not be inside the var. Fixed as such. Built the documentation to make sure it looks correct now. gcc/ChangeLog: * doc/md.texi (widen_ssum, widen_usum, smulhs, umulhs, smulhrs, umulhrs, sdiv_pow2): Move the 3 outside of the var. Signed-off-by: Andrew Pinski --- gcc/doc/md.texi | 32 ++++++++++++++++---------------- 1 file changed, 16 insertions(+), 16 deletions(-) diff --git a/gcc/doc/md.texi b/gcc/doc/md.texi index b0c61925120..274dd03d419 100644 --- a/gcc/doc/md.texi +++ b/gcc/doc/md.texi @@ -5798,19 +5798,19 @@ is of a wider mode, is computed and added to operand 3. Operand 3 is of a mode equal or wider than the mode of the absolute difference. The result is placed in operand 0, which is of the same mode as operand 3. -@cindex @code{widen_ssum@var{m3}} instruction pattern -@cindex @code{widen_usum@var{m3}} instruction pattern -@item @samp{widen_ssum@var{m3}} -@itemx @samp{widen_usum@var{m3}} +@cindex @code{widen_ssum@var{m}3} instruction pattern +@cindex @code{widen_usum@var{m}3} instruction pattern +@item @samp{widen_ssum@var{m}3} +@itemx @samp{widen_usum@var{m}3} Operands 0 and 2 are of the same mode, which is wider than the mode of operand 1. Add operand 1 to operand 2 and place the widened result in operand 0. (This is used express accumulation of elements into an accumulator of a wider mode.) -@cindex @code{smulhs@var{m3}} instruction pattern -@cindex @code{umulhs@var{m3}} instruction pattern -@item @samp{smulhs@var{m3}} -@itemx @samp{umulhs@var{m3}} +@cindex @code{smulhs@var{m}3} instruction pattern +@cindex @code{umulhs@var{m}3} instruction pattern +@item @samp{smulhs@var{m}3} +@itemx @samp{umulhs@var{m}3} Signed/unsigned multiply high with scale. This is equivalent to the C code: @smallexample narrow op0, op1, op2; @@ -5820,10 +5820,10 @@ op0 = (narrow) (((wide) op1 * (wide) op2) >> (N / 2 - 1)); where the sign of @samp{narrow} determines whether this is a signed or unsigned operation, and @var{N} is the size of @samp{wide} in bits. -@cindex @code{smulhrs@var{m3}} instruction pattern -@cindex @code{umulhrs@var{m3}} instruction pattern -@item @samp{smulhrs@var{m3}} -@itemx @samp{umulhrs@var{m3}} +@cindex @code{smulhrs@var{m}3} instruction pattern +@cindex @code{umulhrs@var{m}3} instruction pattern +@item @samp{smulhrs@var{m}3} +@itemx @samp{umulhrs@var{m}3} Signed/unsigned multiply high with round and scale. This is equivalent to the C code: @smallexample @@ -5834,10 +5834,10 @@ op0 = (narrow) (((((wide) op1 * (wide) op2) >> (N / 2 - 2)) + 1) >> 1); where the sign of @samp{narrow} determines whether this is a signed or unsigned operation, and @var{N} is the size of @samp{wide} in bits. -@cindex @code{sdiv_pow2@var{m3}} instruction pattern -@cindex @code{sdiv_pow2@var{m3}} instruction pattern -@item @samp{sdiv_pow2@var{m3}} -@itemx @samp{sdiv_pow2@var{m3}} +@cindex @code{sdiv_pow2@var{m}3} instruction pattern +@cindex @code{sdiv_pow2@var{m}3} instruction pattern +@item @samp{sdiv_pow2@var{m}3} +@itemx @samp{sdiv_pow2@var{m}3} Signed division by power-of-2 immediate. Equivalent to: @smallexample signed op0, op1;