From patchwork Thu Feb 8 00:30:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Patrick O'Neill X-Patchwork-Id: 198150 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp2593452dyb; Wed, 7 Feb 2024 16:32:13 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUghnHb+zBSEOykhVbfn8E1bojDva7S13cVWQbVZtoAZo7a/KFDd3ByC3tAs+YpbVE9brucBBGbuFOmoYA/YitfQh0CAQ== X-Google-Smtp-Source: AGHT+IGVt/b5qpUpQICSp50HQFpFP5/sHwkfbjN7fw+9orQwIriQNNyAipB8WtfWpSqJSrEsOMgb X-Received: by 2002:ae9:e003:0:b0:783:c889:9887 with SMTP id m3-20020ae9e003000000b00783c8899887mr7151127qkk.18.1707352333593; Wed, 07 Feb 2024 16:32:13 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707352333; cv=pass; d=google.com; s=arc-20160816; b=P1iaHAHDynTOQCZ8esqSTKEv+qLj72ZBEDPR66U7+1kznbs1rSgcySgISM+nXv22nR j8p2+pLzi0bz1vjUbMRbJCc/zNPxm5D25ZEu+wLPIeOY+B1m5OHnUcLlLZFJ4y9iS7Pt lfrOdX0Q7FaZFXDsTBuRjIMtb5F/sD8C7HB6NcxTKGNBizIygMyikil/+Mfj22sqZKN7 cduap2sJfeESA84yPUoRx4Dzb4G6j3RIh3cQ7GLA+ygpRROxHLR81Gb4vGJOpDZbCx7v m9+SNF+hqkLU6O76iXyiemPP9sYQBTD0NC2ymfl+R+y2gLaHQ4CCXHTiYn5/Xd0dv+Gm weew== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=DpG+EUz1QPO74NfOK6WCf2FzdVyL2GBYVj9eUEBqz5s=; fh=hiEbPiRtHPSOrT23oWfHlhoMnHN5b3qv4c1ESadvboc=; b=EnFnmR8EKADkvVXJfKi5TIIVe8G4ydZheiYU/86XWzout6GMc7anKpzgPg6vktybuD y7O7pNkvJXUHuepu4iECEBxB0H6JMZsoqUj4gflm+hROucK0pxfc7JagItUqAjWN67aL 9C6s0vlZR4HFD2dqH6mIXFSP6aWOU4R7fh5PPWYE3/uV6SknYV7eSYCNkq/uD+MjyrNE SK3ZbnlfxWn4+EQjR/gsR7TuC9zL0gDapU8w7MZ2ZYweZ3apD2OkQ4Nm50R/DePV6vKe PuHTwbyH0b+AFRab6+U8kA5RLcHFmmAf6f59JJkRFXWcFk4vkFAqLdqSWYkmz5f70nCo XxJw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@rivosinc-com.20230601.gappssmtp.com header.s=20230601 header.b=W2fBatVp; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" X-Forwarded-Encrypted: i=2; AJvYcCVXUK1Ukk4GuKBNxw0aYDEqiKfgjSf4KargezHFTcPwOrOW4QZh2+c72MJ3f/lhXtCkF4eePg3vZjj62qYQ5/T+AaIllg== Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id f22-20020a05620a409600b007857df22fb0si2508486qko.344.2024.02.07.16.32.13 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Feb 2024 16:32:13 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@rivosinc-com.20230601.gappssmtp.com header.s=20230601 header.b=W2fBatVp; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 2374F38582A5 for ; Thu, 8 Feb 2024 00:32:13 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mail-pg1-x529.google.com (mail-pg1-x529.google.com [IPv6:2607:f8b0:4864:20::529]) by sourceware.org (Postfix) with ESMTPS id 5F8713858C33 for ; Thu, 8 Feb 2024 00:31:10 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 5F8713858C33 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivosinc.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 5F8713858C33 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2607:f8b0:4864:20::529 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1707352273; cv=none; b=cgRJ1sFop8jRyawJhZHbgdKBNDI2pJFgfQQ0Hffx4vbKG1UkJ23+X9KVW6yuGWSQq+E6IQszNXDfB94r/sGH5uk9SafJ1XsRs4QUrbI4Q1+1Bk23FRFCmU7CqahZIGkDxooIwhZ38qPcvw4x7kuGEizq0152qiPkAbIHQ21CBdw= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1707352273; c=relaxed/simple; bh=f3hBKRhuZwdvSAKAM8dpuVp0yC2vP+HBnnck4dOIqxs=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=E++17jZoNytcPr+aGd/h5jsdvcY+AiofVdsEh6/EBMnpmTGc7epdjpqEL4eljoGQpY+SF2HM1EJvmV2pLkFrbe5aZNryE0JQfmWAq5n30Z1q7OMRmbx5FXaYJ49zznYyB+eEW2KHbue49EUvsw40b9FKjqNuo0D47I+UHaAMPoI= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-pg1-x529.google.com with SMTP id 41be03b00d2f7-5d81b08d6f2so844884a12.0 for ; Wed, 07 Feb 2024 16:31:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1707352269; x=1707957069; darn=gcc.gnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DpG+EUz1QPO74NfOK6WCf2FzdVyL2GBYVj9eUEBqz5s=; b=W2fBatVpk10TlzfGzHtvg5SgpjRQka4Io96kgUsePenAwfEV/Wk447BmV09+xBeOH5 L37EXFAF2t5n+kbpYk5R6VzkMNJ7opfojnwA2hVXHLYSuua6sYEa5RlkZkPmYg+iBKIC Au+Yel2b56zKjbk0yH+d6oA9TSahs83It23nDHXbbFK2cUgU2am28V9WhoUOrfmEYjC3 /F7w7iHFogdB4pE26VO5/KIh6NuHnp5YuHhJpiP3M4kYMy9raj6psZfr5LAk0UubLaXJ BWOpJWDi0rszTjz6FO1XhqEZVjvScO1Rjk2PTBKvXngW/6pAvXyBHbrhtVbyRCsaiukQ AwIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707352269; x=1707957069; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DpG+EUz1QPO74NfOK6WCf2FzdVyL2GBYVj9eUEBqz5s=; b=qjeM1yz7v4oBWZWHpY9d0p0OugXiqNBgycsWnzSlS8BzuIomlTDCd52fH5iqJcePAx mEohcRwi5JQJt9HbbeKFrFcnzpkV366KZQZxiaC3v/NaX9H9T5lcgmwwSByQZzE4pq6M EEXYQa9fupju4aFbIcZSgJAohWUVcgagCBSLjW/aWt+4Ar0gLkpjIU9+peAosG2858+D 7NXSYLgMNLiAQoIea82EeWwwfRuRqZ7f/bn0addV+5nRMnFHU5DXCMw255fmqbyPDVmp jYfse4HXZGgTlsndXleqofMATYZT24MnsLmwYK+1t7OlGzK0yZcKiAl8z7vDo36Fu9Qw e8aQ== X-Gm-Message-State: AOJu0YzhN33mnCHL5JT+NQf2YHl8rLfh6mVfxAY1J5izMzgXNm0nGJj0 rva/Qj/VUBqljhzdub1LDxXZVpICXhO0sgqgE9HklLLHLGJ71ggb2Nr32KCmvd5hu9GYvHafEc5 P X-Received: by 2002:a05:6a21:788e:b0:19e:367a:2ca9 with SMTP id bf14-20020a056a21788e00b0019e367a2ca9mr6721166pzc.8.1707352268797; Wed, 07 Feb 2024 16:31:08 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCXJZ+qS6Wy5XHiuEVPzX9hiYneaR2qhRutpTKMntgVwiCxBpFCie2d9lO/jnkgIeSmUtzwqzGEfd85h4d8bgNz5g2h6KGmRLCY7v53aNWxkr/JlF7eCAcXdbOypdLEyjYjTjFbeexbNrAQ= Received: from patrick-ThinkPad-X1-Carbon-Gen-8.hq.rivosinc.com ([12.44.203.122]) by smtp.gmail.com with ESMTPSA id o26-20020a629a1a000000b006e0521c2156sm2442777pfe.173.2024.02.07.16.31.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Feb 2024 16:31:08 -0800 (PST) From: Patrick O'Neill To: gcc-patches@gcc.gnu.org Cc: gnu-toolchain@rivosinc.com, ved@rivosinc.com, ewlu@rivosinc.com, Patrick O'Neill Subject: [RFC 3/3] RISC-V: Add Zalrsc amo-op patterns Date: Wed, 7 Feb 2024 16:30:30 -0800 Message-ID: <20240208003030.143593-3-patrick@rivosinc.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20240208003030.143593-1-patrick@rivosinc.com> References: <20240208003030.143593-1-patrick@rivosinc.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, GIT_PATCH_0, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790288680422366296 X-GMAIL-MSGID: 1790288680422366296 All amo patterns can be represented with lrsc sequences. Add these patterns as a fallback when Zaamo is not enabled. gcc/ChangeLog: * config/riscv/sync.md (atomic_): New expand pattern. (amo_atomic_): Rename amo pattern. (atomic_fetch_): New lrsc sequence pattern. (lrsc_atomic_): New expand pattern. (amo_atomic_fetch_): Rename amo pattern. (lrsc_atomic_fetch_): New lrsc sequence pattern. (atomic_exchange): New expand pattern. (amo_atomic_exchange): Rename amo pattern. (lrsc_atomic_exchange): New lrsc sequence pattern. gcc/testsuite/ChangeLog: * gcc.target/riscv/amo-zaamo-preferred-over-zalrsc.c: New test. * gcc.target/riscv/amo-zalrsc-amo-add-1.c: New test. * gcc.target/riscv/amo-zalrsc-amo-add-2.c: New test. * gcc.target/riscv/amo-zalrsc-amo-add-3.c: New test. * gcc.target/riscv/amo-zalrsc-amo-add-4.c: New test. * gcc.target/riscv/amo-zalrsc-amo-add-5.c: New test. Signed-off-by: Patrick O'Neill ------ rv64imfdc_zalrsc has the same testsuite results as rv64imafdc after this patch is applied. --- AFAIK there isn't a way to subtract an extension similar to dg-add-options. As a result I needed to specify a -march string for amo-zaamo-preferred-over-zalrsc.c instead of using testsuite infra. --- gcc/config/riscv/sync.md | 124 +++++++++++++++++- .../riscv/amo-zaamo-preferred-over-zalrsc.c | 17 +++ .../gcc.target/riscv/amo-zalrsc-amo-add-1.c | 19 +++ .../gcc.target/riscv/amo-zalrsc-amo-add-2.c | 19 +++ .../gcc.target/riscv/amo-zalrsc-amo-add-3.c | 19 +++ .../gcc.target/riscv/amo-zalrsc-amo-add-4.c | 19 +++ .../gcc.target/riscv/amo-zalrsc-amo-add-5.c | 19 +++ 7 files changed, 231 insertions(+), 5 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zaamo-preferred-over-zalrsc.c create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-5.c -- 2.34.1 diff --git a/gcc/config/riscv/sync.md b/gcc/config/riscv/sync.md index 0b4ac914327..a808c530291 100644 --- a/gcc/config/riscv/sync.md +++ b/gcc/config/riscv/sync.md @@ -86,7 +86,24 @@ DONE; }) -(define_insn "atomic_" +;; AMO ops + +(define_expand "atomic_" + [(any_atomic:GPR (match_operand:GPR 0 "memory_operand") ;; mem location + (match_operand:GPR 1 "reg_or_0_operand")) ;; value for op + (match_operand:SI 2 "const_int_operand")] ;; model + "TARGET_ZAAMO || TARGET_ZALRSC" +{ + if (TARGET_ZAAMO) + emit_insn (gen_amo_atomic_ (operands[0], operands[1], + operands[2])); + else + emit_insn (gen_lrsc_atomic_ (operands[0], operands[1], + operands[2])); + DONE; +}) + +(define_insn "amo_atomic_" [(set (match_operand:GPR 0 "memory_operand" "+A") (unspec_volatile:GPR [(any_atomic:GPR (match_dup 0) @@ -98,7 +115,44 @@ [(set_attr "type" "atomic") (set (attr "length") (const_int 4))]) -(define_insn "atomic_fetch_" +(define_insn "lrsc_atomic_" + [(set (match_operand:GPR 0 "memory_operand" "+A") + (unspec_volatile:GPR + [(any_atomic:GPR (match_dup 0) + (match_operand:GPR 1 "reg_or_0_operand" "rJ")) + (match_operand:SI 2 "const_int_operand")] ;; model + UNSPEC_SYNC_OLD_OP)) + (clobber (match_scratch:GPR 3 "=&r"))] ;; tmp_1 + "!TARGET_ZAAMO && TARGET_ZALRSC" + { + return "1:\;" + "lr.%I2\t%3, %0\;" + "\t%3, %3, %1\;" + "sc.%J2\t%3, %3, %0\;" + "bnez\t%3, 1b"; + } + [(set_attr "type" "atomic") + (set (attr "length") (const_int 16))]) + +;; AMO fetch ops + +(define_expand "atomic_fetch_" + [(match_operand:GPR 0 "register_operand") ;; old value at mem + (any_atomic:GPR (match_operand:GPR 1 "memory_operand") ;; mem location + (match_operand:GPR 2 "reg_or_0_operand")) ;; value for op + (match_operand:SI 3 "const_int_operand")] ;; model + "TARGET_ZAAMO || TARGET_ZALRSC" + { + if (TARGET_ZAAMO) + emit_insn (gen_amo_atomic_fetch_ (operands[0], operands[1], + operands[2], operands[3])); + else + emit_insn (gen_lrsc_atomic_fetch_ (operands[0], operands[1], + operands[2], operands[3])); + DONE; + }) + +(define_insn "amo_atomic_fetch_" [(set (match_operand:GPR 0 "register_operand" "=&r") (match_operand:GPR 1 "memory_operand" "+A")) (set (match_dup 1) @@ -112,6 +166,27 @@ [(set_attr "type" "atomic") (set (attr "length") (const_int 4))]) +(define_insn "lrsc_atomic_fetch_" + [(set (match_operand:GPR 0 "register_operand" "=&r") + (match_operand:GPR 1 "memory_operand" "+A")) + (set (match_dup 1) + (unspec_volatile:GPR + [(any_atomic:GPR (match_dup 1) + (match_operand:GPR 2 "reg_or_0_operand" "rJ")) + (match_operand:SI 3 "const_int_operand")] ;; model + UNSPEC_SYNC_OLD_OP)) + (clobber (match_scratch:GPR 4 "=&r"))] ;; tmp_1 + "!TARGET_ZAAMO && TARGET_ZALRSC" + { + return "1:\;" + "lr.%I3\t%0, %1\;" + "\t%4, %0, %2\;" + "sc.%J3\t%4, %4, %1\;" + "bnez\t%4, 1b"; + } + [(set_attr "type" "atomic") + (set (attr "length") (const_int 20))]) + (define_insn "subword_atomic_fetch_strong_" [(set (match_operand:SI 0 "register_operand" "=&r") ;; old value at mem (match_operand:SI 1 "memory_operand" "+A")) ;; mem location @@ -248,7 +323,23 @@ DONE; }) -(define_insn "atomic_exchange" +(define_expand "atomic_exchange" + [(match_operand:GPR 0 "register_operand") ;; old value at mem + (match_operand:GPR 1 "memory_operand") ;; mem location + (match_operand:GPR 2 "register_operand") ;; value for op + (match_operand:SI 3 "const_int_operand")] ;; model + "TARGET_ZAAMO || TARGET_ZALRSC" + { + if (TARGET_ZAAMO) + emit_insn (gen_amo_atomic_exchange (operands[0], operands[1], + operands[2], operands[3])); + else + emit_insn (gen_lrsc_atomic_exchange (operands[0], operands[1], + operands[2], operands[3])); + DONE; + }) + +(define_insn "amo_atomic_exchange" [(set (match_operand:GPR 0 "register_operand" "=&r") (unspec_volatile:GPR [(match_operand:GPR 1 "memory_operand" "+A") @@ -261,6 +352,26 @@ [(set_attr "type" "atomic") (set (attr "length") (const_int 4))]) +(define_insn "lrsc_atomic_exchange" + [(set (match_operand:GPR 0 "register_operand" "=&r") + (unspec_volatile:GPR + [(match_operand:GPR 1 "memory_operand" "+A") + (match_operand:SI 3 "const_int_operand")] ;; model + UNSPEC_SYNC_EXCHANGE)) + (set (match_dup 1) + (match_operand:GPR 2 "register_operand" "0")) + (clobber (match_scratch:GPR 4 "=&r"))] ;; tmp_1 + "!TARGET_ZAAMO && TARGET_ZALRSC" + { + return "1:\;" + "lr.%I3\t%4, %1\;" + "sc.%J3\t%0, %0, %1\;" + "bnez\t%0, 1b\;" + "mv\t%0, %4"; + } + [(set_attr "type" "atomic") + (set (attr "length") (const_int 20))]) + (define_expand "atomic_exchange" [(match_operand:SHORT 0 "register_operand") ;; old value at mem (match_operand:SHORT 1 "memory_operand") ;; mem location @@ -507,7 +618,7 @@ [(match_operand:QI 0 "register_operand" "") ;; bool output (match_operand:QI 1 "memory_operand" "+A") ;; memory (match_operand:SI 2 "const_int_operand" "")] ;; model - "TARGET_ZALRSC" + "TARGET_ZAAMO || TARGET_ZALRSC" { /* We have no QImode atomics, so use the address LSBs to form a mask, then use an aligned SImode atomic. */ @@ -528,7 +639,10 @@ rtx shifted_set = gen_reg_rtx (SImode); riscv_lshift_subword (QImode, set, shift, &shifted_set); - emit_insn (gen_atomic_fetch_orsi (old, aligned_mem, shifted_set, model)); + if (TARGET_ZAAMO) + emit_insn (gen_amo_atomic_fetch_orsi (old, aligned_mem, shifted_set, model)); + else if (TARGET_ZALRSC) + emit_insn (gen_lrsc_atomic_fetch_orsi (old, aligned_mem, shifted_set, model)); emit_move_insn (old, gen_rtx_ASHIFTRT (SImode, old, gen_lowpart (QImode, shift))); diff --git a/gcc/testsuite/gcc.target/riscv/amo-zaamo-preferred-over-zalrsc.c b/gcc/testsuite/gcc.target/riscv/amo-zaamo-preferred-over-zalrsc.c new file mode 100644 index 00000000000..1c124c2b8b1 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zaamo-preferred-over-zalrsc.c @@ -0,0 +1,17 @@ +/* { dg-do compile } */ +/* Ensure that AMO ops are emitted when both zalrsc and zaamo are enabled. */ +/* { dg-options "-O3" } */ +/* { dg-add-options riscv_zalrsc } */ +/* { dg-add-options riscv_zaamo } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** amoadd\.w\tzero,a1,0\(a0\) +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_RELAXED); +} diff --git a/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-1.c b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-1.c new file mode 100644 index 00000000000..3cd6ce04830 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-1.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* Verify that lrsc atomic op mappings match Table A.6's recommended mapping. */ +/* { dg-options "-O3 -march=rv64id_zalrsc" } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** 1: +** lr.w\ta5, 0\(a0\) +** add\ta5, a5, a1 +** sc.w\ta5, a5, 0\(a0\) +** bnez\ta5, 1b +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_RELAXED); +} diff --git a/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-2.c b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-2.c new file mode 100644 index 00000000000..d7371dac301 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-2.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* Verify that lrsc atomic op mappings match Table A.6's recommended mapping. */ +/* { dg-options "-O3 -march=rv64id_zalrsc" } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** 1: +** lr.w.aq\ta5, 0\(a0\) +** add\ta5, a5, a1 +** sc.w\ta5, a5, 0\(a0\) +** bnez\ta5, 1b +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_ACQUIRE); +} diff --git a/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-3.c b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-3.c new file mode 100644 index 00000000000..25060b0894f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-3.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* Verify that lrsc atomic op mappings match Table A.6's recommended mapping. */ +/* { dg-options "-O3 -march=rv64id_zalrsc" } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** 1: +** lr.w\ta5, 0\(a0\) +** add\ta5, a5, a1 +** sc.w.rl\ta5, a5, 0\(a0\) +** bnez\ta5, 1b +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_RELEASE); +} diff --git a/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-4.c b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-4.c new file mode 100644 index 00000000000..7cf9357fdbc --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-4.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* Verify that lrsc atomic op mappings match Table A.6's recommended mapping. */ +/* { dg-options "-O3 -march=rv64id_zalrsc" } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** 1: +** lr.w.aq\ta5, 0\(a0\) +** add\ta5, a5, a1 +** sc.w.rl\ta5, a5, 0\(a0\) +** bnez\ta5, 1b +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_ACQ_REL); +} diff --git a/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-5.c b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-5.c new file mode 100644 index 00000000000..df761892493 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/amo-zalrsc-amo-add-5.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* Verify that lrsc atomic op mappings match Table A.6's recommended mapping. */ +/* { dg-options "-O3 -march=rv64id_zalrsc" } */ +/* { dg-skip-if "" { *-*-* } { "-g" "-flto"} } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +/* +** foo: +** 1: +** lr.w.aqrl\ta5, 0\(a0\) +** add\ta5, a5, a1 +** sc.w.rl\ta5, a5, 0\(a0\) +** bnez\ta5, 1b +** ret +*/ +void foo (int* bar, int* baz) +{ + __atomic_add_fetch(bar, baz, __ATOMIC_SEQ_CST); +}