From patchwork Tue Jan 2 09:23:41 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 184301 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4347160dyb; Tue, 2 Jan 2024 01:28:47 -0800 (PST) X-Google-Smtp-Source: AGHT+IEOc+TSJLq+YZct8eUZxBsaRCJTwskaBrni46Iy5y1QEB0z0CqRAvnGYG3nBVOdgHLVxk7w X-Received: by 2002:a05:6214:24a:b0:67f:dd6e:9f53 with SMTP id k10-20020a056214024a00b0067fdd6e9f53mr11241107qvt.112.1704187727164; Tue, 02 Jan 2024 01:28:47 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1704187727; cv=pass; d=google.com; s=arc-20160816; b=AZ2yTEW4931Nm5pGP0sY1xumwBS94tH1vf28ILQrLTYkSIlLjxoKgqMkoWSn8Ulp1m UqoIiLjQp2Nx72uTks0Yhvi8VFUsJm9aN7uGuKn6ygVWI7ghv8DetFQe8Kj0CPSduKmZ m8WUwW4cX8M3ywDXOkCQFPj4mqvVJG/kRwAebYaT7ZabJIrkfRavPRExRyj0IiIJQ8uG pGTe9q/0wnFmPaqpoiSCoybt0sSo0gvldEogFHcWjcjbwTHwHnfigFxLE6xY3lzSOhZf UsIql86Ew7Sb4apy3IFZu5vd6ZxcygEpJKNoPLohpsVfbJJKPtYK3Fa9vr3jjsw7bpCZ daPA== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=etOfHDvvMDBwQ1nDEVp8bBLOI2PgufmGhTulJ2y2wQE=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=UsdWTVuah/rSNu56xZk1RY5WCd9wNntrLjVaZog+QZBGReg6K/tqe7ICSHP4IasbJF nGtSFjVvTlEDdnZUro8YpDF1/+SVHJ+pt/QL/XzFhM0auuJM5UfRqETrjUh3AmfjivjC 5Yt/C/bzb+yaA4pQ8WgikSGaxBtl6sYY+WXH8Q3fyGlrEm02Xd2/GREYUH7PFj7T9YcI gz+vGVQUUjwho7XFhXV1TUCxdJKD4anToE58KtWS2MpLQixPuN2pEsDkYEgAgoQpUN3i s0x8o0BqbOfZAeFuWKeJKGGU4c8YKKH0pKFXgz2NVdBa7Cn40s3VlafeNORbQi0vtVsw /ozQ== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=yEvddn00; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=yEvddn00; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id t12-20020a0c8d8c000000b0068060842311si12779487qvb.371.2024.01.02.01.28.47 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jan 2024 01:28:47 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=yEvddn00; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=yEvddn00; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D754A385828C for ; Tue, 2 Jan 2024 09:28:46 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2075.outbound.protection.outlook.com [40.107.104.75]) by sourceware.org (Postfix) with ESMTPS id B202B3858C2F for ; Tue, 2 Jan 2024 09:24:07 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org B202B3858C2F Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org B202B3858C2F Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.104.75 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187453; cv=pass; b=N6t7wxH3Vof2/Q5hzdh8bkKLBVljqjbiwdMqJIlkUiQwV13IVPo4gzQalOiWase98GZR9KUVlI1y5fds/up8kGzwHVerZt/99kRkx7st605wkdC0GPWtY9C6QsqEJE6Mf3jb0BZApnWZl/txMZrFp/tXv7Mo/PY67CndK4xRbJg= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187453; c=relaxed/simple; bh=GBVDBf3ybm6qLS7mq5Ey61dGoQtwBflArrOUFtjNx6g=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=KifwnCBUt0zAlsdWliahg4GvanNahIf1eu3qaN0sVPxYMM4gJLHV+XQ0aHwO6Kz+0ehGb+fW3OKCo/V17OSes00i6uCPNXLRRFQqNEM3mjCh5Vg/2Ejii609QR3sFJcBO7mDurC7lMMsvePaVQdZHTpKJyjN7aq3W3Uo1hdR1nM= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=JEvIe9QrP8W+xA2IYNsLv+uYpqlyg1ouTUO87B9BFseK3kvs6M2XRzaoYh/9vd7GiNngifRVgecMrmg+d7AWS3bNY0H2wW3hl0N7sHgUMdfcNs4HMAFQ99VfCfprfA64/fnk9ZCzHRCAvrwXHe/BNCCebQOPwDi/h4ZlTQ9kxoXTL+aOsq1W7e3lF1pLIz9ijHf0nbAeu6IwCQBnLUKpwyMZLiAPYLWVTEaXesosTYJOR7iLg5NbcddCpt5wXYnBz+qDUuVmohq4nSGxCQiNTz87rovbpJ+eRBKwffRaM0viHv8NsWzjAyYmUwsn8elXCfH9ZqAIzmJFnTAexM5MFw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=etOfHDvvMDBwQ1nDEVp8bBLOI2PgufmGhTulJ2y2wQE=; b=O3R3ObHKi6arFe/14GJZwxKnuJcEh/rSsPZk5K9rZe7R7wfsRl3HKHJpSpxkcUsn7p9l8REBlOtFYTCVeP6ptXtIQqOu5DDc41jtZEdJ46Q+JMnzyP695mufbO/X0uqd34m6gj2GRkJznOfm9EFpyJYBGyvYdizX65ddlyrjASeQg89+GYeVOfzGREJSrxkz8o9OiZTfF59Q5fAlZesAdYL4CVBeYs/O3Ywa1fOMjCCJJf3XRuXGnt5YZPWTFzfdsJYOL/LA03dW3pEyXEXWCyHD3lxH31u5heO/GTLzrFn01B2XFdEoehV1UapHUAltHpOeGHSeIakiCzloX2Ixpw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=etOfHDvvMDBwQ1nDEVp8bBLOI2PgufmGhTulJ2y2wQE=; b=yEvddn00Uy5wD4Zl/G24nsWvwYTgJXAl7PyMfkobixe2nmXdutq+b+BzdIv/LQeQ8cGUTqN9Ff/kYh3oiLjTGYGznpEsgBQOQj8bedxk+u51YZJiSJgkpA3RaJ5K/OHF4u3yU0KxsCnXND98lbXslIzsVqTRsEu2Urfz5+7n2DA= Received: from AS4P250CA0026.EURP250.PROD.OUTLOOK.COM (2603:10a6:20b:5e3::14) by DB9PR08MB6604.eurprd08.prod.outlook.com (2603:10a6:10:262::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25; Tue, 2 Jan 2024 09:24:03 +0000 Received: from AMS0EPF000001A7.eurprd05.prod.outlook.com (2603:10a6:20b:5e3:cafe::6f) by AS4P250CA0026.outlook.office365.com (2603:10a6:20b:5e3::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25 via Frontend Transport; Tue, 2 Jan 2024 09:24:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001A7.mail.protection.outlook.com (10.167.16.234) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7159.9 via Frontend Transport; Tue, 2 Jan 2024 09:24:03 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Tue, 02 Jan 2024 09:24:03 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 4923ebe7ad9b38a5 X-CR-MTA-TID: 64aa7808 Received: from 97454d562e9a.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id A423EA6E-D3CD-49E4-BEEA-96DD04C0DABF.1; Tue, 02 Jan 2024 09:23:55 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 97454d562e9a.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 02 Jan 2024 09:23:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EC8MbcRxgnFIkLsMWoFvnVTro+ldhCUtNIbPebMy+uaKTcR4dthIul5JS0qlHMdabpuVlogEuhu+zpDWV5NO5/dWUsb9Ex+NlrYVIi21F+/QAltpesXghFLe2O8K/WdVbshWhcuDOFLWiv3kQos2G/EBPM4nqxilH/H0kl/I4rZX5n9kWezjM2S5UtkZ3kKrN3IL4XmkC9dizyXfkOQKlX/z2x8JPcGQmn5WLlbfmBalcAUKn0BQ3PwWdyNUcw8aRVInQukwu0Fs7L0QGi/+F3Z/Jkl7enny56XXyB0lXNLg00c6lmZnxnMx18sjx8g2bFywdH7hUX5n+TpaDkyo6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=etOfHDvvMDBwQ1nDEVp8bBLOI2PgufmGhTulJ2y2wQE=; b=cO6MBwe+KjXhNG2fKN1/SeH6XNyWD0vWzNIoQMN4l3FHUzlVJIlCotHMJItCO1c55ETtinIrrMEnaRQJwjdKZKe2g1tZ0LT1505Rok+iUlogdFkDGFA1LmwicABXCmS8VFuV1zAMCLXlPpxWTxPKAB5Hsg/SpuT2B2k2Az/CJkOUTUUlbIX8JjcQea2wWDoLMEN8PuTJd9QnibvPjukV2UZoKAQiIDX+fDCS6BzK+0sFCXxUbhhXakY9UJd47+K5lusk2ZkSFXQE59+GSd9O1xMRmRG6w9jepLBQ9QRhS6a27TDkTIdXC4dlR2BhfbA9iEKtq7Nc2PLQDMuXsedu5w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=etOfHDvvMDBwQ1nDEVp8bBLOI2PgufmGhTulJ2y2wQE=; b=yEvddn00Uy5wD4Zl/G24nsWvwYTgJXAl7PyMfkobixe2nmXdutq+b+BzdIv/LQeQ8cGUTqN9Ff/kYh3oiLjTGYGznpEsgBQOQj8bedxk+u51YZJiSJgkpA3RaJ5K/OHF4u3yU0KxsCnXND98lbXslIzsVqTRsEu2Urfz5+7n2DA= Received: from AM8P251CA0020.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::25) by PA4PR08MB6304.eurprd08.prod.outlook.com (2603:10a6:102:e1::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25; Tue, 2 Jan 2024 09:23:53 +0000 Received: from AMS0EPF000001AF.eurprd05.prod.outlook.com (2603:10a6:20b:21b:cafe::c0) by AM8P251CA0020.outlook.office365.com (2603:10a6:20b:21b::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25 via Frontend Transport; Tue, 2 Jan 2024 09:23:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AMS0EPF000001AF.mail.protection.outlook.com (10.167.16.155) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7159.9 via Frontend Transport; Tue, 2 Jan 2024 09:23:53 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Tue, 2 Jan 2024 09:23:50 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Tue, 2 Jan 2024 09:23:50 +0000 Received: from e127754.cambridge.arm.com (10.1.26.16) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Tue, 2 Jan 2024 09:23:50 +0000 From: To: CC: Subject: [PATCH v3 08/12] [GCC] arm: vst1q_types_x3 ACLE intrinsics Date: Tue, 2 Jan 2024 09:23:41 +0000 Message-ID: <20240102092345.28370-9-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20240102092345.28370-1-Ezra.Sitorus@arm.com> References: <20240102092345.28370-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AMS0EPF000001AF:EE_|PA4PR08MB6304:EE_|AMS0EPF000001A7:EE_|DB9PR08MB6604:EE_ X-MS-Office365-Filtering-Correlation-Id: 1fd65f8b-4102-4b76-3ac8-08dc0b748fe3 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: XnST24e0z4scKRHTwqs+h1loRpPD5Fjyv2lT3DYJDa1h5kOzbIkbLVK2kvKaUUC62cddde1e/fL0b6GjUkCPAnWvt2lCUJxyFh3+P6LVYJSanv4dwzkHE748x6jfEfTUYiZ0pl4PzOyskiyJ2WtFEuLXMgPdvPDtM5FJeQ8RW1h5fDaYzHu7ruZpbSMMBv490E7BtpyHJqgHvrbis6O5Ww/l432gGJtGYg483rd2nYfUKbq2gxFLB7vzub+sSWe4RgFtmECk4c6YNlIk69OILWW3lGvSwKAzv2fJzSiglpNpwAWhu7HiEaOxZ113im4xcq6JZQhnbU+SeCIyVAjG1hs1HhwL9Mrtyr/tkxHILw80MmzMGjlxd1fyI41FLnpeLD/kFJWxsV1KnLOobn85h0mtue6svxbnZFKjDctq1WorhvgabjlLi9uIjRW4NepGsWykKTBKbWXmsLUhIVsQ9otq+YPBkAkVudeRw2qcVuaptdwn8Yxi60NfcX5CCWYB7WuhImCAq4iEGoXlmxCzI2XKaRf68urG1BDEipGu+ufAtdRjdO8D2caMUVegoY/fhi/WOKA3I4I2SlDiBtDBM4fVDVCp/fxMFzX/noot3GBgzeBTdK25C4qMCd93jyUoqULDLnBx0Qgmw41iJZGLYteN9C9t4tZ5lpG6YRl6FfSznePPNhUSgpExeEWYor27WmMSutpn/sKdK73seUt16/Hvqeu5HjIyNqSo3vY3jurakaxRjU67hicDiOfKXyLYDTCMayBNWdjSaNF/dcNkvHgxv064JjkEDIn/GVdSPUmmi8VeZ6ntrsioiwMV7vv3 X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(39860400002)(376002)(346002)(230922051799003)(1800799012)(451199024)(82310400011)(186009)(64100799003)(36840700001)(40470700004)(46966006)(82740400003)(356005)(81166007)(36756003)(40480700001)(40460700003)(84970400001)(86362001)(7696005)(336012)(426003)(478600001)(6666004)(83380400001)(47076005)(966005)(4326008)(36860700001)(70586007)(70206006)(1076003)(26005)(316002)(6916009)(2616005)(8936002)(8676002)(41300700001)(5660300002)(30864003)(2876002)(2906002)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB6304 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001A7.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: fa1973e4-9970-44b7-4fc8-08dc0b7489c7 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7UqqVsaYZC1uOzYyNEhHdg44jJrgTKQmNU+LBktX5GVGNWKTgpfbmspJmW80cv/NZEUJl6JfBbPrDQyV92WQciKW+wvVH9elwLt8CaQjtEWoMAsLALT3fFRfnT8drfe0HPvpnQtMZeH17KEQPkAraGcUCgEMrCb8vNck7ahR6C9uoTwMLBCmAjOhqAkbWMDYLw90m3ZlXP0oEZBoDE8UiCfcgg67cV2Pvc2fwaLTLuADfdVUr/I08KSvJIip/Cet2DBoB5B5YoMlEJKOWfaF4ItkSKHRW6mRpEvdq0AlFeQV7eEAKy3YTmjpdSJ6ZVjU5IAH6CxuNlm+XeVDyLqajS5kOn0ca+Y6hAUNfRgEy13GmS5WIK4q/qBD+fN4dTa0loiH0BRvjjlXH3nDL05MuYTQJooUjCnSTghJGuNOKDrD25rw+SUovlw9SPrhj+wiTMUrxsqYVjefqqIPLyrobu5DnC+PF30Ag9iO67pK/seifNxm5CzXJLJLxXD48spKEHiQ9lCNHpatG6xitzXJ9uKj5vEF6dQ+6J62JIl0Rt/TD8gowGNZJ1MQJeHMeKm7YPFfYeK+Jjl2cEFo8sMpDR20ehpmzrS3wPZZi2YWxA5dpVRDKzGKVZAk7varDfcDgLv1L9OSLepBqcbdpVd6I1EhnHw9ghCaq4CFix2erLLUd9J+htR7QSNgzJPZu7BZX/1bb6IScNJgSaO+3b1DGoAzjNn/5nANW7eSEnOo+BMoJBv7l21kzPQfjpSt4/rAIXCsdipIQdeSuVIp2qVIlZdJkXoZYJnFhBv6Aq0Wh+M= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(376002)(39860400002)(346002)(136003)(230922051799003)(64100799003)(186009)(82310400011)(451199024)(1800799012)(46966006)(36840700001)(40470700004)(36756003)(40480700001)(84970400001)(40460700003)(70206006)(70586007)(6916009)(7696005)(86362001)(426003)(336012)(82740400003)(81166007)(83380400001)(2616005)(47076005)(1076003)(26005)(2906002)(2876002)(4326008)(30864003)(5660300002)(6666004)(478600001)(966005)(36860700001)(41300700001)(316002)(8936002)(8676002)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Jan 2024 09:24:03.7132 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1fd65f8b-4102-4b76-3ac8-08dc0b748fe3 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A7.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB6604 X-Spam-Status: No, score=-12.6 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786970349987763685 X-GMAIL-MSGID: 1786970349987763685 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1q intrinsic for the arm port. This patch adds the _x3 variants of the vst1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1q_u8_x3, vst1q_u16_x3, vst1q_u32_x3, vst1q_u64_x3): New. (vst1q_s8_x3, vst1q_s16_x3, vst1q_s32_x3, vst1q_s64_x3): New. (vst1q_f16_x3, vst1q_f32_x3): New. (vst1q_p8_x3, vst1q_p16_x3, vst1q_p64_x3): New. (vst1q_bf16_x3): New. * config/arm/arm_neon_builtins.def (vst1q_x3): New entries. * config/arm/neon.md (neon_vst1q_x3): New. (neon_vld1x3qa, neon_vst1x3qb): New. * config/arm/unspecs.md (UNSPEC_VST1X3A, UNSPEC_VST1X3B): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 47 ++++++++ gcc/config/arm/unspecs.md | 2 + .../gcc.target/arm/simd/vst1q_base_xN_1.c | 68 ++++++++++- .../gcc.target/arm/simd/vst1q_bf16_xN_1.c | 8 +- .../gcc.target/arm/simd/vst1q_fp16_xN_1.c | 8 +- .../gcc.target/arm/simd/vst1q_p64_xN_1.c | 8 +- 8 files changed, 249 insertions(+), 7 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 1c447b6d42f..5cec7dd876f 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11359,6 +11359,38 @@ vst1q_s64_x2 (int64_t * __a, int64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s8_x3 (int8_t * __a, int8x16x3_t __b) +{ + union { int8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s16_x3 (int16_t * __a, int16x8x3_t __b) +{ + union { int16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s32_x3 (int32_t * __a, int32x4x3_t __b) +{ + union { int32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s64_x3 (int64_t * __a, int64x2x3_t __b) +{ + union { int64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_s8_x3 (int8_t * __a, int8x8x3_t __b) @@ -11696,6 +11728,14 @@ vst1q_p64_x2 (poly64_t * __a, poly64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p64_x3 (poly64_t * __a, poly64x2x3_t __b) +{ + union { poly64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11759,6 +11799,24 @@ vst1q_f32_x2 (float32_t * __a, float32x4x2_t __b) __builtin_neon_vst1q_x2v4sf (__a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f16_x3 (float16_t * __a, float16x8x3_t __b) +{ + union { float16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f32_x3 (float32_t * __a, float32x4x3_t __b) +{ + union { float32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4sf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_u8 (uint8_t * __a, uint8x16_t __b) @@ -11819,6 +11877,38 @@ vst1q_u64_x2 (uint64_t * __a, uint64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u8_x3 (uint8_t * __a, uint8x16x3_t __b) +{ + union { uint8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u16_x3 (uint16_t * __a, uint16x8x3_t __b) +{ + union { uint16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u32_x3 (uint32_t * __a, uint32x4x3_t __b) +{ + union { uint32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u64_x3 (uint64_t * __a, uint64x2x3_t __b) +{ + union { uint64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_p8 (poly8_t * __a, poly8x16_t __b) @@ -11849,6 +11939,22 @@ vst1q_p16_x2 (poly16_t * __a, poly16x8x2_t __b) __builtin_neon_vst1q_x2v8hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p8_x3 (poly8_t * __a, poly8x16x3_t __b) +{ + union { poly8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p16_x3 (poly16_t * __a, poly16x8x3_t __b) +{ + union { poly16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_lane_s8 (int8_t * __a, int8x8_t __b, const int __c) @@ -20533,6 +20639,14 @@ vst1q_bf16_x2 (bfloat16_t * __a, bfloat16x8x2_t __b) __builtin_neon_vst1q_x2v8bf (__a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_bf16_x3 (bfloat16_t * __a, bfloat16x8x3_t __b) +{ + union { bfloat16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8bf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst2_bf16 (bfloat16_t * __ptr, bfloat16x4x2_t __val) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index d44abb80139..f8ff87c0c7a 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -314,6 +314,7 @@ VAR14 (STORE1, vst1, VAR7 (STORE1, vst1_x2, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR7 (STORE1, vst1q_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1q_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x4, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 270130c4086..a311ee0c997 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5192,6 +5192,53 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_3reg")] ) +(define_expand "neon_vst1q_x3" + [(match_operand:CI 0 "neon_struct_operand") + (match_operand:CI 1 "s_register_operand") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + "TARGET_NEON" +{ + rtx mem = adjust_address (operands[0], EImode, 0); + emit_insn (gen_neon_vst1x3qa (mem, operands[1])); + mem = adjust_address (mem, EImode, GET_MODE_SIZE (EImode)); + emit_insn (gen_neon_vst1x3qb (mem, operands[1])); + DONE; +}) + +(define_insn "neon_vst1x3qa" + [(set (match_operand:EI 0 "neon_struct_operand" "=Um") + (unspec:EI [(match_operand:CI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1X3A))] + "TARGET_NEON" +{ + rtx ops[2]; + ops[0] = operands[0]; + ops[1] = gen_rtx_REG (EImode, REGNO (operands[1])); + + output_asm_insn ("vst1.\t%h1, %A0", ops); + return ""; +} + [(set_attr "type" "neon_store1_3reg")] +) + +(define_insn "neon_vst1x3qb" + [(set (match_operand:EI 0 "neon_struct_operand" "=Um") + (unspec:EI [(match_operand:CI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1X3B))] + "TARGET_NEON" +{ + rtx ops[2]; + ops[0] = operands[0]; + ops[1] = gen_rtx_REG (EImode, REGNO (operands[1]) + 6); + + output_asm_insn ("vst1.\t%h1, %A0", ops); + return ""; +} + [(set_attr "type" "neon_store1_3reg")] +) + (define_insn "neon_vst1_x4" [(set (match_operand:OI 0 "neon_struct_operand" "=Um") (unspec:OI [(match_operand:OI 1 "s_register_operand" "w") diff --git a/gcc/config/arm/unspecs.md b/gcc/config/arm/unspecs.md index 4753968d52f..573bdf00944 100644 --- a/gcc/config/arm/unspecs.md +++ b/gcc/config/arm/unspecs.md @@ -463,6 +463,8 @@ UNSPEC_VRSRA_U_N UNSPEC_VSRI UNSPEC_VST1 + UNSPEC_VST1X3A + UNSPEC_VST1X3B UNSPEC_VST1_LANE UNSPEC_VST2 UNSPEC_VST2_LANE diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c index 232feafade0..e9b7d67f06a 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c @@ -61,10 +61,70 @@ void test_vst1q_p16_x2 (poly16_t * ptr, poly16x8x2_t val) vst1q_p16_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +void test_vst1q_u8_x3 (uint8_t * ptr, uint8x16x3_t val) +{ + vst1q_u8_x3 (ptr, val); +} + +void test_vst1q_u16_x3 (uint16_t * ptr, uint16x8x3_t val) +{ + vst1q_u16_x3 (ptr, val); +} + +void test_vst1q_u32_x3 (uint32_t * ptr, uint32x4x3_t val) +{ + vst1q_u32_x3 (ptr, val); +} + +void test_vst1q_u64_x3 (uint64_t * ptr, uint64x2x3_t val) +{ + vst1q_u64_x3 (ptr, val); +} + +void test_vst1q_s8_x3 (int8_t * ptr, int8x16x3_t val) +{ + vst1q_s8_x3 (ptr, val); +} + +void test_vst1q_s16_x3 (int16_t * ptr, int16x8x3_t val) +{ + vst1q_s16_x3 (ptr, val); +} + +void test_vst1q_s32_x3 (int32_t * ptr, int32x4x3_t val) +{ + vst1q_s32_x3 (ptr, val); +} + +void test_vst1q_s64_x3 (int64_t * ptr, int64x2x3_t val) +{ + vst1q_s64_x3 (ptr, val); +} + +void test_vst1q_f32_x3 (float32_t * ptr, float32x4x3_t val) +{ + vst1q_f32_x3 (ptr, val); +} + +void test_vst1q_p8_x3 (poly8_t * ptr, poly8x16x3_t val) +{ + vst1q_p8_x3 (ptr, val); +} + +void test_vst1q_p16_x3 (poly16_t * ptr, poly16x8x3_t val) +{ + vst1q_p16_x3 (ptr, val); +} + + +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c index 2a4579f0aae..44d69522dff 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_bf16_x2 (bfloat16_t * ptr, bfloat16x8x2_t val) vst1q_bf16_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +void test_vst1q_bf16_x3 (bfloat16_t * ptr, bfloat16x8x3_t val) +{ + vst1q_bf16_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 1 } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c index 61a7e558c48..f0ac2d35c1c 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_f16_x2 (float16_t * ptr, float16x8x2_t val) vst1q_f16_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +void test_vst1q_f16_x3 (float16_t * ptr, float16x8x3_t val) +{ + vst1q_f16_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 1 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c index 82f3dad293c..24fdf3c0c1b 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_p64_x2 (poly64_t * ptr, poly64x2x2_t val) vst1q_p64_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +void test_vst1q_p64_x3 (poly64_t * ptr, poly64x2x3_t val) +{ + vst1q_p64_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 1 } } */