From patchwork Tue Jan 2 09:23:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 184300 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4347075dyb; Tue, 2 Jan 2024 01:28:28 -0800 (PST) X-Google-Smtp-Source: AGHT+IGrx60vvu4SPGibKL5pgwJxesBIDnGTirwWxrmyjlzvI4EImhhcJrK9HE+b5I9KvKqTP+im X-Received: by 2002:a05:6214:19cf:b0:67f:7789:13df with SMTP id j15-20020a05621419cf00b0067f778913dfmr28251387qvc.71.1704187708565; Tue, 02 Jan 2024 01:28:28 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1704187708; cv=pass; d=google.com; s=arc-20160816; b=PHZb7u42lPNw8S/TbvdzkR/YBYYnjbNnOELpi7uWqNYwx2SQkiZjR7x8wQkzgFVYtW mL2lrlmSkBZpAAP4YSwFMuMnMTkUWlgSRmv1yafPwZWbUi7u1rZXtA9DJsVQET2UDCao 0D+T712+oudoK2iEEtRbEJRhZm/CN564SvwkoaH1FmOEY6tvrQFWNsmghKR06/M3mr2Q 82EmP6cZAcF8/VuudahDI7OknmfqgTkxTR394iw5c/eahAk5bSHOX8muV9mlcO4aytoG rteHKqKHkQ26Mc/YM62IP2pBJuFEjY8xXGMrssKILXKfTCrokTFmgG0N3RIF60/cM5oP 0fPQ== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=qpVgZ2UqCWXC6ZkbxI2cWlIW3MErEY8ubH/kzoKqTLI=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=DDB7Hf8RZfNejXnw3FyfO2+MSrxVCDHGx4/GOi2yHylZU1tFVMr7Sek7q/Wp1w/6xG yF5hdXYL6xyNiiz5+C7HkJ0Ribx5hMOH+5VXyOhvwll4PeDserAiuIrtt9A0AmtmB5R5 mY5vKcD2D2arTErYw5nho92CgZAnsEKI8vctvy8SfdEPGEVgAfB6DRi/syYmxG++SQrj /c92U0RExjfYN+33aToIyDGFNEV9aJdPuR7/Y8zAWgsVZqgN5VreLsALLzHirjG5y95N Ow3CkjGVt3/thGX5ktQDK7hr6KzkkvslIJ0g+3lOSmXJP3MDeqAn8iTi38HEKMxoq7/e 3mBA== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=OZd+kViV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=OZd+kViV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id y7-20020a0cec07000000b0067f846c4474si25555376qvo.571.2024.01.02.01.28.28 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jan 2024 01:28:28 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=OZd+kViV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=OZd+kViV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 31DAC3858012 for ; Tue, 2 Jan 2024 09:28:28 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2067.outbound.protection.outlook.com [40.107.247.67]) by sourceware.org (Postfix) with ESMTPS id CFAFE3858401 for ; Tue, 2 Jan 2024 09:24:07 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org CFAFE3858401 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org CFAFE3858401 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.247.67 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187453; cv=pass; b=aaogbfw0i6rokdvEembh/Wii1k360ks6uNwceKh+/qi3iRvZ1/l1JutbXpBzyhXsHfFPHhoqBoO4DERuVvfV2HRIfaFxA5i3l2q1mFdLUCeTHDVqLRbdiCp4JC0eTkLpIu4OUyyp2dECAnFU1KwZxARrfIDBCQGdshTfN3ttnEg= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187453; c=relaxed/simple; bh=OxoYFa9CT/SRd6k91bB6MXfYSDsutCo9L+DR4o+YOe0=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=WfmRqMMPEKMalQFg3n3MnROkYauExcHh7VZHf1Nfvdr/uX/lonQJYlvMY7CXZNo3ZXGyxQmdaGjYX+R2FrdLgPQxi1Ow1avcOqyaaZ6+XhruuK/dQkSQnm4WXdw5dczMotfsKX6e9XwGb3r1bd/aUEaHGwk74bt42KNgbC+JPOw= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=SeU5lgn2WznOslIX33/aH7uCIhunFxBwGFA4NSjyln8nJjqg2n8RHNu7nx0zdn85RuoU1pHekpbeELQLB7Ak+B55l26r192h7kE2g2mSwMAJC3wRnGFTxTrPjxZMZ6BS4fYJMNSX0eowQrNdplIw+w7GdLqQrFtLs7qoC+SfX/NSNTW2ZDlqs6BKIrHETqRwyYRdDyCZ07bj2j4Ime2/QbpboWwRm+NHu++6Rkpk1UdODEoHW+T944NBCCbqa369n8DW2C/SVIjCRG2kJVZImznZdODHg42I71bcR1bYrma7U+qO66Au3BjK4h5Iwwyio5z5iw4ToyEglc2Lhge7/A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qpVgZ2UqCWXC6ZkbxI2cWlIW3MErEY8ubH/kzoKqTLI=; b=eTjeopMWSdRJD48dnqicNdtpwIYw81Rzgp/iAEuVoVUwKxrqt3PR+gggri3MUrbGD7ZwOFjXCpsQVUUmhfxks69RksBVqeOxZr8M/RpwT50xMVgKZeM9iq3u2oi1Zp8cXx/e0my2F9pC+f00eOOXt26mg1X/XPGDhjOwafxZMozj+icX/qCGi4bRe9t1LVNqXrLPz0mveXX+wiWZNixxy800grzq8vZxPjiR6wjSNrHGG/s4xAoLO31qSDwTJTw5Z1vZk2xAtPk4ciZ/oNFXQ7CmqXfsT271WrE5ofC6wPeHeQ2o6qSapi46cArjFCA7A46SjzFkL5bfjASaUKrIUw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qpVgZ2UqCWXC6ZkbxI2cWlIW3MErEY8ubH/kzoKqTLI=; b=OZd+kViV3yxfp4YkJzVy9X9IZDtGU/U4LUyCzf1xHIyyVx8jdGDoXzDEyfcTcrVJ/fG96ZMgIo5J+naRvIMfajXlyqR8Fq5qon+doRvkzEh1NITxcpi9tUpfllKeyb2sn3KPdAcxwV+wWusxajDn4oKKHT3Mdlh7wS6YuLsOz5w= Received: from AM6P192CA0064.EURP192.PROD.OUTLOOK.COM (2603:10a6:209:82::41) by AS4PR08MB8192.eurprd08.prod.outlook.com (2603:10a6:20b:58f::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.24; Tue, 2 Jan 2024 09:24:05 +0000 Received: from AMS0EPF00000195.eurprd05.prod.outlook.com (2603:10a6:209:82:cafe::5c) by AM6P192CA0064.outlook.office365.com (2603:10a6:209:82::41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.24 via Frontend Transport; Tue, 2 Jan 2024 09:24:05 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF00000195.mail.protection.outlook.com (10.167.16.215) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7159.9 via Frontend Transport; Tue, 2 Jan 2024 09:24:04 +0000 Received: ("Tessian outbound 5d213238733f:v228"); Tue, 02 Jan 2024 09:24:04 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: b2a3e9864fd41f75 X-CR-MTA-TID: 64aa7808 Received: from 11a5d9fc497c.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 8D07F993-C391-4040-AB90-AC7787926BE6.1; Tue, 02 Jan 2024 09:23:58 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 11a5d9fc497c.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 02 Jan 2024 09:23:58 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FUfs008/6QPp5gzRV3D3sau9f3gfhfgRlyGib9OgDnaEIROCem7NiDoYTo+urdY1t+VI4MwooT+LPM0ElJsxm+zx2Py0FPddhsOr1eK+5DNTVEQ+HOtwJS5dmqniEdVprEEuDb4B+rjr+/USgUVd5WGbXQ0XCESWpMn4kNkyydwCuAmGWpg8klOfobQi7MWAkuuL6ucYLpsBNeLyEtnpi8emIK7czuHLkgxUkRLjkBCgQDQhzPeIZLHIRcOdmUSsmKnp4/UZIKIDPKHirhXsHbGoBSKh1kfIjvNgdtI2Tb1yGxGD1SPhH8YMV5w+K1+iK+l9mnmznsktL4MQiM/zVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qpVgZ2UqCWXC6ZkbxI2cWlIW3MErEY8ubH/kzoKqTLI=; b=GngXKpDR3q1k2+SbK+GwsEorMqCKB+niZ0HAx686T415R4PMmDDX4+nLAfnXHNqD5lujZkRiEw4jTwKyT0463wDyDvvEFnd7WKAFx6h1UbBkcfMbJp/dBQ04UHhFT7GsUdDOnAOvh1Nzg2j/cvtCOnC1sqGzHcQk3PNRvOnqCFRfFF5xPg6JmFyWm2XlhxZOw2VOjjrlcxu/kwahJUHg1S2T58Hm3jl5Ykk/LOQVQYCLjqN9KT8wGlpiGIvRcrFGTmNqjsuts36ko1y+JZ0CbOwPSJPKT3P04MpYBIwjyIocgjK7bSybKk887s7l26IEWaJYKcAKansy9BAIWvkC/Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qpVgZ2UqCWXC6ZkbxI2cWlIW3MErEY8ubH/kzoKqTLI=; b=OZd+kViV3yxfp4YkJzVy9X9IZDtGU/U4LUyCzf1xHIyyVx8jdGDoXzDEyfcTcrVJ/fG96ZMgIo5J+naRvIMfajXlyqR8Fq5qon+doRvkzEh1NITxcpi9tUpfllKeyb2sn3KPdAcxwV+wWusxajDn4oKKHT3Mdlh7wS6YuLsOz5w= Received: from DU2PR04CA0014.eurprd04.prod.outlook.com (2603:10a6:10:3b::19) by GV1PR08MB8180.eurprd08.prod.outlook.com (2603:10a6:150:90::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.24; Tue, 2 Jan 2024 09:23:52 +0000 Received: from DB5PEPF00014B9F.eurprd02.prod.outlook.com (2603:10a6:10:3b:cafe::a8) by DU2PR04CA0014.outlook.office365.com (2603:10a6:10:3b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25 via Frontend Transport; Tue, 2 Jan 2024 09:23:52 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DB5PEPF00014B9F.mail.protection.outlook.com (10.167.8.169) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7159.9 via Frontend Transport; Tue, 2 Jan 2024 09:23:52 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Tue, 2 Jan 2024 09:23:49 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Tue, 2 Jan 2024 09:23:49 +0000 Received: from e127754.cambridge.arm.com (10.1.26.16) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Tue, 2 Jan 2024 09:23:49 +0000 From: To: CC: Subject: [PATCH v3 06/12] [GCC] arm: vst1_types_x4 ACLE intrinsics Date: Tue, 2 Jan 2024 09:23:39 +0000 Message-ID: <20240102092345.28370-7-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20240102092345.28370-1-Ezra.Sitorus@arm.com> References: <20240102092345.28370-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DB5PEPF00014B9F:EE_|GV1PR08MB8180:EE_|AMS0EPF00000195:EE_|AS4PR08MB8192:EE_ X-MS-Office365-Filtering-Correlation-Id: 2be144e2-7f45-4e14-fd4d-08dc0b749097 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: dKhMrNDls8EhhvJGyL9/tlcqIAfFd2BeiQlQFVa5rSJMXRyBc5LTQygi2ehLpF9cYKPeRplhCRleLu0ZBJokiAaNO8akc2Skx0VjP9pzOQ/6FnTMG7YKIZiZop6tt4Yxz/CbQkInMDySqo9uHKeafca9MJmT4Ip8YdV02keqmfzuIP5YkjcDqBXsatlYC9AbSodykCa3I0CjRCbCV3UMs2oLB/J15RZp/UAqI0h8BpI0yvEXKOaxfLfb2YJxlK/7HifEQUCxrsfk6ff7+Uv2tt7zilTwUe2JMgy4kAE0AukFRdbs1w3FyhwhyOOVeGdGli4r2JT7NlMWlxDrsTbKYiF/+cvWLc15HXpk5j2E3CQ0lIq3CQDDO4mihXKeXIeGGKlSnmrF08ZL9LgDyOhveyqtoTy/n7AkxKq/hf7IxvD7r3gBN4AE8nD5aYym9s7ZF3a42C0NdgEFwXf8hfdVPfxCBys1gceuyyY9L32nIODFrXoSsSH/kLns5i+3Y2ttWHTVnxMRBHcgCGBMW3svJDFR1zcx9N9Yk20ZugNx6AZHnQhlrbwCqrwvr2b20UzOXfN7MrJ6hrSiS4dxOF/DIaKFOvf3eKlD7QjDwNMYTdm0WLw9VbwuTkJht1z1tjGuGwmJMYydRm2UqxAGVrC87+L5SFHgebsauU6SslDQzhA7ryWvWVy8p21UiYnJugEKmHa2FPXlugg4bXDhyQbSsoAjDvBoDzTBZfJXFErDWodhaBR2ddWsQ4b+27tkBAqVb0eYde2kTUY9D/Cr+qzr3N7chrC30SdrUYuKc5yhTZk= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(346002)(376002)(396003)(39860400002)(230922051799003)(1800799012)(451199024)(64100799003)(82310400011)(186009)(40470700004)(46966006)(36840700001)(40480700001)(84970400001)(40460700003)(426003)(2616005)(83380400001)(26005)(1076003)(336012)(86362001)(81166007)(36756003)(82740400003)(356005)(5660300002)(4326008)(47076005)(30864003)(7696005)(6666004)(36860700001)(8936002)(8676002)(70586007)(70206006)(6916009)(316002)(2906002)(41300700001)(478600001)(2876002)(966005)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB8180 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF00000195.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: b89a9812-9efc-4d84-13d9-08dc0b748913 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ZwkxtLsT/hD7oMHzED4mJ+sV2W6zEIMbQN/T9uMFwg2NBa2TZIdfZ17/c8O67Ru9iY8w5AEbT1bROHc/kqtW4LbWKWmOXrvL/rBA87Bn3JeVRcm7nQSgy3lWhlYVPPDPoPQxLCPAq8fdtH2EC6BA2JUrdLX/dyELhLK2go6W4pXu5FMtbEufKWuLJBROF6PiA7BVfSb3kPc5HJpByUvrCgfK0uZLYF0gPWEQttZldq9x54pUipufvhPoGAtRPhMrVI/Kn/uNOoaDsltRyNeOcmgrET7e+QylKsYEoE6F+zKdUD+hG10llqnOtM10BKEvRaCT0BcTx4LmZu1dILYeet8XvMg1f9LYsg/vrwsZPHvTBKeWKgvXc4cfQO+99ST/3cYnK3AFZQ56AMU3CWkIIMzlCuJ3CaCrIu26M1XAZvXaUybZ+uMk+hspP4y3P3AsTz799MfYjLb5/n1rJHrsXaYKb//pv5L3BDSZjC1vUSMNd0Eb3RSTPXk4QVx8hIsqU6qT2WURLaBWAZgvQu5m1gOrjNEL3Z+/m96kAT44XNyE8ObMzD5yviiUBqCr92UmDbb1PapFVSCzcX/1TyBZV4DNNgy6QJKS7C76JM1nJ31SkQOXpIftDEIVLalBuZ+qA4cmb4bYWgdMg3qwCOeVFOzSnOCVHhAO1dXU22/2XNNxVFMwXuzK7kFAQCuUhb3uBSPgbkhKR52BlcF8BpjHz5UTMVPGL5XHcuA+OfxFgmJtWYd2o+/Wm3PwUNtmGCuvjJOFZZ9yxjKKz1VNU4zYPA== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(376002)(346002)(39860400002)(136003)(230922051799003)(451199024)(1800799012)(186009)(82310400011)(64100799003)(36840700001)(46966006)(40470700004)(2906002)(2876002)(30864003)(5660300002)(41300700001)(966005)(478600001)(36860700001)(82740400003)(40460700003)(40480700001)(336012)(83380400001)(26005)(1076003)(6666004)(426003)(7696005)(47076005)(84970400001)(2616005)(8936002)(8676002)(36756003)(4326008)(6916009)(70206006)(70586007)(316002)(86362001)(81166007); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Jan 2024 09:24:04.8978 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2be144e2-7f45-4e14-fd4d-08dc0b749097 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF00000195.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR08MB8192 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786970330656635555 X-GMAIL-MSGID: 1786970330656635555 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1 intrinsic for the arm port. This patch adds the _x4 variants of the vst1 intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1_u8_x4, vst1_u16_x4, vst1_u32_x4, vst1_u64_x4): New. (vst1_s8_x4, vst1_s16_x4, vst1_s32_x4, vst1_s64_x4): New. (vst1_f16_x4, vst1_f32_x4): New. (vst1_p8_x4, vst1_p16_x4, vst1_p64_x4): New. (vst1_bf16_x4): New. * config/arm/arm_neon_builtins.def (vst1_x4): New entries. * config/arm/neon.md (vst1_x4): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1_base_xN_1.c: Updated. * gcc.target/arm/simd/vst1_bf16_xN_1.c: Updated. * gcc.target/arm/simd/vst1_fp16_xN_1.c: Updated. * gcc.target/arm/simd/vst1_p64_xN_1.c: Updated. --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 10 ++ .../gcc.target/arm/simd/vst1_base_xN_1.c | 62 +++++++++- .../gcc.target/arm/simd/vst1_bf16_xN_1.c | 6 +- .../gcc.target/arm/simd/vst1_fp16_xN_1.c | 7 +- .../gcc.target/arm/simd/vst1_p64_xN_1.c | 7 +- 7 files changed, 200 insertions(+), 7 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index e76be3516d9..c9bdda39663 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11258,6 +11258,14 @@ vst1_p64_x3 (poly64_t * __a, poly64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p64_x4 (poly64_t * __a, poly64x1x4_t __b) +{ + union { poly64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11351,6 +11359,38 @@ vst1_s64_x3 (int64_t * __a, int64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s8_x4 (int8_t * __a, int8x8x4_t __b) +{ + union { int8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s16_x4 (int16_t * __a, int16x4x4_t __b) +{ + union { int16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s32_x4 (int32_t * __a, int32x2x4_t __b) +{ + union { int32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s64_x4 (int64_t * __a, int64x1x4_t __b) +{ + union { int64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4di ((__builtin_neon_di *) __a, __bu.__o); +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11403,6 +11443,24 @@ vst1_f32_x3 (float32_t * __a, float32x2x3_t __b) __builtin_neon_vst1_x3v2sf ((__builtin_neon_sf *) __a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f16_x4 (float16_t * __a, float16x4x4_t __b) +{ + union { float16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f32_x4 (float32_t * __a, float32x2x4_t __b) +{ + union { float32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2sf ((__builtin_neon_sf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_u8 (uint8_t * __a, uint8x8_t __b) @@ -11495,6 +11553,38 @@ vst1_u64_x3 (uint64_t * __a, uint64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u8_x4 (uint8_t * __a, uint8x8x4_t __b) +{ + union { uint8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u16_x4 (uint16_t * __a, uint16x4x4_t __b) +{ + union { uint16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u32_x4 (uint32_t * __a, uint32x2x4_t __b) +{ + union { uint32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u64_x4 (uint64_t * __a, uint64x1x4_t __b) +{ + union { uint64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_p8 (poly8_t * __a, poly8x8_t __b) @@ -11541,6 +11631,22 @@ vst1_p16_x3 (poly16_t * __a, poly16x4x3_t __b) __builtin_neon_vst1_x3v4hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p8_x4 (poly8_t * __a, poly8x8x4_t __b) +{ + union { poly8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p16_x4 (poly16_t * __a, poly16x4x4_t __b) +{ + union { poly16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + #pragma GCC push_options #pragma GCC target ("fpu=crypto-neon-fp-armv8") __extension__ extern __inline void @@ -20298,6 +20404,14 @@ vst1_bf16_x3 (bfloat16_t * __a, bfloat16x4x3_t __b) __builtin_neon_vst1_x3v4bf ((__builtin_neon_bf *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_bf16_x4 (bfloat16_t * __a, bfloat16x4x4_t __b) +{ + union { bfloat16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4bf ((__builtin_neon_bf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_bf16 (bfloat16_t * __a, bfloat16x8_t __b) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 5725cd33b8c..cb6d650c2e4 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -313,6 +313,7 @@ VAR14 (STORE1, vst1, v4bf, v8bf) VAR7 (STORE1, vst1_x2, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1_x4, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR13 (LOAD1, vld2, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 97bac2d83f4..96078aadcd5 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5192,6 +5192,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_3reg")] ) +(define_insn "neon_vst1_x4" + [(set (match_operand:OI 0 "neon_struct_operand" "=Um") + (unspec:OI [(match_operand:OI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1))] + "TARGET_NEON" + "vst1.\t%h1, %A0" + [(set_attr "type" "neon_store1_4reg")] +) + ;; see comment on neon_vld1_lane for reason why the lane numbers are reversed ;; here on big endian targets. (define_insn "neon_vst1_lane" diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c index 5f820a6a496..04ca6583552 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c @@ -115,8 +115,62 @@ void test_vst1_p16_x3 (poly16_t * ptr, poly16x4x3_t val) vst1_p16_x3 (ptr, val); } +void test_vst1_u8_x4 (uint8_t * ptr, uint8x8x4_t val) +{ + vst1_u8_x4 (ptr, val); +} + +void test_vst1_u16_x4 (uint16_t * ptr, uint16x4x4_t val) +{ + vst1_u16_x4 (ptr, val); +} + +void test_vst1_u32_x4 (uint32_t * ptr, uint32x2x4_t val) +{ + vst1_u32_x4 (ptr, val); +} + +void test_vst1_u64_x4 (uint64_t * ptr, uint64x1x4_t val) +{ + vst1_u64_x4 (ptr, val); +} + +void test_vst1_s8_x4 (int8_t * ptr, int8x8x4_t val) +{ + vst1_s8_x4 (ptr, val); +} + +void test_vst1_s16_x4 (int16_t * ptr, int16x4x4_t val) +{ + vst1_s16_x4 (ptr, val); +} + +void test_vst1_s32_x4 (int32_t * ptr, int32x2x4_t val) +{ + vst1_s32_x4 (ptr, val); +} + +void test_vst1_s64_x4 (int64_t * ptr, int64x1x4_t val) +{ + vst1_s64_x4 (ptr, val); +} + +void test_vst1_f32_x4 (float32_t * ptr, float32x2x4_t val) +{ + vst1_f32_x4 (ptr, val); +} + +void test_vst1_p8_x4 (poly8_t * ptr, poly8x8x4_t val) +{ + vst1_p8_x4 (ptr, val); +} + +void test_vst1_p16_x4 (poly16_t * ptr, poly16x4x4_t val) +{ + vst1_p16_x4 (ptr, val); +} -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 6 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c index a3a00ead468..d919c7d060d 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c @@ -15,4 +15,8 @@ void test_vst1_bf16_x3 (bfloat16_t * ptr, bfloat16x4x3_t val) vst1_bf16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +void test_vst1_bf16_x4 (bfloat16_t * ptr, bfloat16x4x4_t val) +{ + vst1_bf16_x4 (ptr, val); +} +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c index 0a6863e24c6..3d1d1eb7ad1 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c @@ -15,4 +15,9 @@ void test_vst1_f16_x3 (float16_t * ptr, float16x4x3_t val) vst1_f16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +void test_vst1_f16_x4 (float16_t * ptr, float16x4x4_t val) +{ + vst1_f16_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c index 5dbd6049bc9..62912143481 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c @@ -15,4 +15,9 @@ void test_vst1_p64_x3 (poly64_t * ptr, poly64x1x3_t val) vst1_p64_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ \ No newline at end of file +void test_vst1_p64_x4 (poly64_t * ptr, poly64x1x4_t val) +{ + vst1_p64_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 3 } } */ \ No newline at end of file