From patchwork Tue Jan 2 09:23:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 184299 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4346933dyb; Tue, 2 Jan 2024 01:28:08 -0800 (PST) X-Google-Smtp-Source: AGHT+IHnnXn7c8ZYKaA7PrZpeB3WUW928fB/cVzfuT+lFWaURi7iLCLIYfwJup6i+es30T5bQEIB X-Received: by 2002:ac8:5fc5:0:b0:428:262e:aa74 with SMTP id k5-20020ac85fc5000000b00428262eaa74mr3763922qta.18.1704187688418; Tue, 02 Jan 2024 01:28:08 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1704187688; cv=pass; d=google.com; s=arc-20160816; b=ETzUkmq/Y/RyDg/z4F9efiWv32fttY7dPrGIQHj4TzqxxiHWyz2x/xLQ7CWa6iZZce AQWK/VzaIzc9DN6pkwns3rmpFQpHPwH23WKigDVIrrqIHHsFRFh8V1mh/zk7m/soE/PL 65R6F4+MDPpia3mR2+J8fi2QVUZ+IfpSzyW3DPMfxcIQgOWIqGGgLiN484fjExLkEliJ AkBHGN3LLXk1aKsDiUsREMMMlGGnCXEGpx0X9+ydeQm73NxNOcZ5q4OMpFGTpsLA6tvM wCHMf6jjXbh8EtvDZ1hjnDDQ2Zhl73+QcEAbjjhWYvtHVod6XVQgC4TRaNSgGS/CU1KA oqIg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=sQnpZeyizqYwRl609/KdqnJ6xdJZGmENgVhHuOLz768=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=zgibc9WtbuqadWCzkkCoSDT95ZpWFKMvs3fZBiZpVISjvDpIvHsNrXQfp00sEjF2Iv wCWxx6Q89ChKKgH4N1sMgWfArTFGDLBAcGHWq9+iDn9GMZW1+O0lVqqMglsZScLkI/Fw X0HSyFYYw+6VggRwGMiHQhGN0J4eHEQ3/3F+Q/0bbanXAqdy44cHlaBjedQe+7aA1KyJ XzlbQsgCi+G1/bpNXQjeTXi6GXSc4EqA/MJLO4RAQvVDpf6f4+dF3lv9WQWMW4GicBWN AfwMym8NJi/PZ1glMXygblC3xTnmuKNsib7r0Amz8XalY1/XNGnQzpA5l+XTHsygNHqY SkuQ== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=rOxob6Gl; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=rOxob6Gl; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id h10-20020ac85e0a000000b004280a4ccb41si8089189qtx.36.2024.01.02.01.28.08 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jan 2024 01:28:08 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=rOxob6Gl; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=rOxob6Gl; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1C0C23858289 for ; Tue, 2 Jan 2024 09:28:08 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on2072.outbound.protection.outlook.com [40.107.6.72]) by sourceware.org (Postfix) with ESMTPS id 8EFC53858CDA for ; Tue, 2 Jan 2024 09:24:06 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 8EFC53858CDA Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 8EFC53858CDA Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.6.72 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187452; cv=pass; b=ZLlicZx3IT/tZJW+1nPt7LvqkGW0yRLw7qAybwk3RpW+xIi74QIb924n+zb1+VUT1M31y7yFZafVV7aITe6v9E6dEe04Kxru7TB/QU+YQzOF/Sxt/xUhntsAFpjW76LAiRLmFqtVu4T8IFwwIFBgpSJd8VfW/+93CQ6FdClanUM= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1704187452; c=relaxed/simple; bh=Qzd0YrdG4W5j2vJCTnbkorXQXaQQED60iBb0++Q6ETU=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=Zkg+0ct5Lm61zGNfJ1LPE1KWOe2DG3ljQe1/2+tSBfBtrxbtsO5efsgyi2cUagwRh6UvqXIc9lBrJQKR5bmtKVbtLmNuYy9XNer4STb7itE6FtEVv6atbLCgUoTTJACLqADfeY7uYZdBzLuhP4RpxZEZ+iQizULLEgtQKEU2iOs= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=dzBYIgch374HGDjBhxPGsrrE14pwTFmj15jS+dqy/sGb2yf1AAIGebtgmZkrrFNSWR7DWMLBgRLh78nb85nFdaqi4P24dhCbTG+yUpXCXpsh6b0XBhyfYEgcXIArv+eUHGqO1G6oewu2NnF5HAHnvnT5Nf66dn/S4dt6cGgK3Aj8Ond4rqjvsn32TxCss5CvK2D8Vlf9PP5Jr1+Px9uU8n5iZX89/QZoeo7uRGnpYZjXVcQGSX2e91iDqf6khe0UTi8VY3IfzWHXBmdmVmGo03eJEbE2SEDc+wefgkjWJ9Ey4/HLNq+re4LLbbPGWARK4SkvkIGhPhwmqILi5UZoVg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sQnpZeyizqYwRl609/KdqnJ6xdJZGmENgVhHuOLz768=; b=MruAbGq6UwjSKCVxb7dM8/O24FGqSC9/UH/qoBfDvNVbAEKv14vqQtRcCIXXjrH5nC5UWlZM9ytywmyv0qSVAvz9j6sRHB2aIqJSHOM0lKyjvcH1NHEuw4W9E0wo2iSGni8x9O5fxJwbG71P4Sw/xXbd3KjQcIi9zG5OujCkmNcmfas3COAg3pn3m39O5Pu0Fcvr4ecoNqjF6WmHHcXi19zb1qV9Kbd5DNiuxV1KSses+oLRI1W9OUh98D42oLgNWcibQ4lqAFbx1Q1TI6BKMVHS88FTl2bbHwSYMi3O1RfYLMcpquKQOWA/qKT42Zmpqf8MqtDSRpw40C66eJe3QQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sQnpZeyizqYwRl609/KdqnJ6xdJZGmENgVhHuOLz768=; b=rOxob6GlbJx6l8JxttVT+8YU3GeHxaofj2GqUwl9NZLOCzDEAR0atJVGJ6vvB+RVJWmBzZpoyW18oa74ZDuqVmX9KpuXBHn+fvlKH0r9sgLJ3xEqk9u4NgW9RKMwD0P3b6z4t2wKdqj2owtAy3pw9768MPtf1sk5J5KhlH0fAZ8= Received: from AS9PR04CA0066.eurprd04.prod.outlook.com (2603:10a6:20b:48b::19) by AM8PR08MB6468.eurprd08.prod.outlook.com (2603:10a6:20b:360::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25; Tue, 2 Jan 2024 09:24:03 +0000 Received: from AM4PEPF00025F9A.EURPRD83.prod.outlook.com (2603:10a6:20b:48b:cafe::91) by AS9PR04CA0066.outlook.office365.com (2603:10a6:20b:48b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25 via Frontend Transport; Tue, 2 Jan 2024 09:24:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00025F9A.mail.protection.outlook.com (10.167.16.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.1 via Frontend Transport; Tue, 2 Jan 2024 09:24:03 +0000 Received: ("Tessian outbound 20615a7e7970:v228"); Tue, 02 Jan 2024 09:24:03 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 617908087d0f7db9 X-CR-MTA-TID: 64aa7808 Received: from e78c7d1ab48c.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 18BBCB1B-080B-45F7-A0A9-5433F25C1F07.1; Tue, 02 Jan 2024 09:23:55 +0000 Received: from EUR04-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id e78c7d1ab48c.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 02 Jan 2024 09:23:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=a4ZpBiE+OUd63UoajHnj1V5TzkNoXiTrC067UW2lUvC9sNvEeGAT5EZlBGwcnrXyddCqYoEh3Uwy7Mc/4504a4xTeCZPPQcYbllVTIF566pgucXUkf21mv31w7pyXB/k4lTlHhgMWzaOORSwzX0IpNpUyng9xRxYIg/F1QGIVOqkUXlGYRnpJwFggFHiPXTPYC9D2lE2ify3nH8HV0KAp/HJhBlu4FCiFz0FV2dPay+09AaEtJXDdiFtP8DPS4c0Lubt+HDtziRMcSOFVkj7txhqpgqJArx6bWMg6MQzXCr+BuXf00K2/x1Yc1Rj6daKTLpRa7GoAVJLuDXXKUEpww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sQnpZeyizqYwRl609/KdqnJ6xdJZGmENgVhHuOLz768=; b=WNemmcGW+dnSF0n/KdRN2I72YPTSAOLkxetj+pH6TXfDAS1s113Y1CE0yfHPW/ds9BG/hkormbymt6iyAoIPFfjPvr9CmtJ/BROLTKu+NxifuVjoV47gRuEze9cStWGakc7cwS0jqal9gY0rS99/cc/Hntfu96Y/Nt2GRRaQekAlcmgLAn54VVY0sxpkkwVBuP55eFdzZrcm17qPR/d6qpRWP2ieJUCHbr5Sl7YbRh4erERA438qXjfixkmVqq1lb7BdCHP1TaO4cD9UwpMFA7OwHxz+WIhhRvQ4xgxSEpxrmcBJ4RcKOJA/6maVN2ydHs5gfy/peG5zrpD+HnD3Fg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sQnpZeyizqYwRl609/KdqnJ6xdJZGmENgVhHuOLz768=; b=rOxob6GlbJx6l8JxttVT+8YU3GeHxaofj2GqUwl9NZLOCzDEAR0atJVGJ6vvB+RVJWmBzZpoyW18oa74ZDuqVmX9KpuXBHn+fvlKH0r9sgLJ3xEqk9u4NgW9RKMwD0P3b6z4t2wKdqj2owtAy3pw9768MPtf1sk5J5KhlH0fAZ8= Received: from AM8P251CA0015.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::20) by AS8PR08MB7815.eurprd08.prod.outlook.com (2603:10a6:20b:529::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25; Tue, 2 Jan 2024 09:23:53 +0000 Received: from AMS0EPF000001AF.eurprd05.prod.outlook.com (2603:10a6:20b:21b:cafe::f8) by AM8P251CA0015.outlook.office365.com (2603:10a6:20b:21b::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.25 via Frontend Transport; Tue, 2 Jan 2024 09:23:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AMS0EPF000001AF.mail.protection.outlook.com (10.167.16.155) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7159.9 via Frontend Transport; Tue, 2 Jan 2024 09:23:53 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Tue, 2 Jan 2024 09:23:50 +0000 Received: from e127754.cambridge.arm.com (10.1.26.16) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Tue, 2 Jan 2024 09:23:50 +0000 From: To: CC: Subject: [PATCH v3 09/12] [GCC] arm: vst1q_types_x4 ACLE intrinsics Date: Tue, 2 Jan 2024 09:23:42 +0000 Message-ID: <20240102092345.28370-10-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20240102092345.28370-1-Ezra.Sitorus@arm.com> References: <20240102092345.28370-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AMS0EPF000001AF:EE_|AS8PR08MB7815:EE_|AM4PEPF00025F9A:EE_|AM8PR08MB6468:EE_ X-MS-Office365-Filtering-Correlation-Id: 3c125cb8-8d37-4acd-d18c-08dc0b748faa x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: wPaNJpDH9c17OGCwfITKR7hR4wAdvkYosfHJtrzGa8aDT/CvpxrEkgg40HZGJeAr2YKjA42nWrpgST1VvGdHUTiCyPnBSP8+VCF3KKGOUqaNDhClgbet3rbhnT3OT2fz8sHCdJ5Wd6QP4mp/zoKBKw/jmtnBSKXnHpr1QqDu5D4QYLSKcAwCiYL+6MkdtyVK54sZG3rtYS+fE1noSBoE8YoG3tsRjZAK7Au8xJtqZC2LA7OSHc3a5F5CpM0x47CTZ8kMsWb35DQP5qt8FJTOs1sdW+cAONlzlsqTJPZhsorHSVQNuINlpOc89UnfETDSwlUMVbsp6LI6a1MmRPyzY2tk2LRlF1QkuGpJmqcQ+z0KRnxI0S8jAGJHoiK6XSSm48BYXhgM2H92Y8rGOT74f+jecr3nFuOlsnlB8aMI/QxVcIo+pWBhL4KRUDhCpzkim+wGTifLH6Po/QZazaB75L9jnFhdDbd85xzzJoWJciAD9Ple3eRmJ6wd/o4GV4rZSR7mcUjF+4lNI/NW5MhuSZfrSFLEr07XMSMsvcDz4xfZIMD6Z5emUInuLnbaQ7uMJ70BgED/9Rj5pB31iXY7oxyB/eQlTHv9R72BjkI8NNERQ03whlb/ydrw+GcIGD00G24v/seMFnHWHkFfjuGIHhGmr7awZmgZAgmS5a3Jr8e+VvY6d/y5Jynr5G4wX8xGLuOd0SZcYEEIK47Mc2sJvfDGu9RWj33jZ5ppPuPTV1/tNua1v3Q/Y4Ox9U3SCiQq75YFlLHfy6Dtbx2ACsOz3o9dmu+y945XWaRwkHPpp4UZsIHATWzo3rNXGVqt+kw6OMStH4/m4wZUBalcT8F7qg== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(396003)(39860400002)(136003)(346002)(376002)(230922051799003)(186009)(64100799003)(82310400011)(451199024)(1800799012)(46966006)(40470700004)(36840700001)(70206006)(4326008)(6916009)(70586007)(478600001)(966005)(8936002)(316002)(8676002)(47076005)(83380400001)(36860700001)(7696005)(6666004)(336012)(426003)(1076003)(2616005)(26005)(5660300002)(30864003)(2876002)(2906002)(41300700001)(36756003)(82740400003)(81166007)(356005)(86362001)(40460700003)(40480700001)(84970400001)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB7815 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00025F9A.EURPRD83.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: e21cc1c3-f1cb-4bb2-2a0a-08dc0b7489a1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CAI8YS64dT0LoYsacRTQCSLf7nhXEh0Iv1AmkXJ7/ut8SeKo3sRc+A+7aHJWeCrQNxewPLoE4g62tNXCOgdRRCl9reqyVQyDGHQUdWllHeoJ5s9ISDqJBLoguDlFsyOQSezfNw17bfgwxsYjZaDgaIG8F9riPosWHYn/fijCr0QF6BHXvW3ZXJiA6Nn1mT9cdAOCodsnO73IUeBgWO4c52vnsl5fmk8ToswtnqgdpqmXt0W76tC8uQFuoiGpcmfTxpFiB4Iv3jBH1iePVgf6M7y5FdCOWEkE/NSZkHjb0tAQTftLwKpKPbZA7JH90uBoc8JHkC3EZ7lbHrBiFjSOCe3TIESbjQE/cGiYntcxp3vHnWGkzdqxil1veWQrOK7amTwx7kuqAZYhVUudplyQSw5p97mDqTwrbVsjudQck9CQVpDmh9GxAqsnk4XszCIpeUCleIA5nUxmbK88Gv819AZUUso+zEDxDZU/Qy+t7rAsoHpn4wJtwpNvvXlzJ6hzqMA3jwmzn3tihX2REnd8cBh9UB+YWjuJ89b25/4vfY4O0N9Dt9i3AZx20n4c0j9RKSzck5VF1xIACNsEpz+6Gh8sNZG7EfszOo2a4Z1+yOFZdhv7vFwt1/x/TD48z6lZD6R5dbiplafxEBSjyNudbU5w/KPCx5j5W4YuJ3SFLQhxp0WEn9C6bgA2Soy5NsfqhxMiDU2PcC0DOBUFY96ex6kkI+Cy1JoQlFttEbgm4h/fUKeB9spYbhloLHkm3ckqw4OSg/b4VvDDqgcbC/eZaRIJYw0zY5pfQ5ouxBEN6sQ= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(376002)(39860400002)(346002)(136003)(230922051799003)(451199024)(64100799003)(186009)(82310400011)(1800799012)(36840700001)(46966006)(40470700004)(26005)(2616005)(426003)(336012)(1076003)(83380400001)(7696005)(6666004)(36860700001)(5660300002)(70586007)(47076005)(30864003)(4326008)(41300700001)(478600001)(2906002)(2876002)(966005)(316002)(70206006)(8676002)(6916009)(8936002)(86362001)(81166007)(36756003)(82740400003)(40480700001)(40460700003)(84970400001)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Jan 2024 09:24:03.3435 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3c125cb8-8d37-4acd-d18c-08dc0b748faa X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F9A.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR08MB6468 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786970309463067577 X-GMAIL-MSGID: 1786970309463067577 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1q intrinsic for the arm port. This patch adds the _x4 variants of the vst1q intrinsic. ACLE: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1q_u8_x4, vst1q_u16_x4, vst1q_u32_x4, vst1q_u64_x4): New. (vst1q_s8_x4, vst1q_s16_x4, vst1q_s32_x4, vst1q_s64_x4): New. (vst1q_f16_x4, vst1q_f32_x4): New. (vst1q_p8_x4, vst1q_p16_x4, vst1q_p64_x4): New. (vst1q_bf16_x4): New. * config/arm/arm_neon_builtins.def (vst1q_x4): New entries. * config/arm/neon.md (neon_vst1q_x4): New. (neon_vst1x4qa, neon_vst1x4qb): New. * config/arm/unspecs.md (UNSPEC_VST1X4A, UNSPEC_VST1X4B): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1q_base_xN_1.c: Updated * gcc.target/arm/simd/vst1q_bf16_xN_1.c: Updated * gcc.target/arm/simd/vst1q_fp16_xN_1.c: Updated * gcc.target/arm/simd/vst1q_p64_xN_1.c: Updated --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 47 ++++++++ gcc/config/arm/unspecs.md | 2 + .../gcc.target/arm/simd/vst1q_base_xN_1.c | 71 +++++++++-- .../gcc.target/arm/simd/vst1q_bf16_xN_1.c | 9 +- .../gcc.target/arm/simd/vst1q_fp16_xN_1.c | 9 +- .../gcc.target/arm/simd/vst1q_p64_xN_1.c | 17 ++- 8 files changed, 252 insertions(+), 18 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 5cec7dd876f..af1f747f262 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11391,6 +11391,38 @@ vst1q_s64_x3 (int64_t * __a, int64x2x3_t __b) __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s8_x4 (int8_t * __a, int8x16x4_t __b) +{ + union { int8x16x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s16_x4 (int16_t * __a, int16x8x4_t __b) +{ + union { int16x8x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s32_x4 (int32_t * __a, int32x4x4_t __b) +{ + union { int32x4x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s64_x4 (int64_t * __a, int64x2x4_t __b) +{ + union { int64x2x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_s8_x3 (int8_t * __a, int8x8x3_t __b) @@ -11736,6 +11768,14 @@ vst1q_p64_x3 (poly64_t * __a, poly64x2x3_t __b) __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p64_x4 (poly64_t * __a, poly64x2x4_t __b) +{ + union { poly64x2x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v2di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11817,6 +11857,24 @@ vst1q_f32_x3 (float32_t * __a, float32x4x3_t __b) __builtin_neon_vst1q_x3v4sf (__a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f16_x4 (float16_t * __a, float16x8x4_t __b) +{ + union { float16x8x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v8hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f32_x4 (float32_t * __a, float32x4x4_t __b) +{ + union { float32x4x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v4sf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_u8 (uint8_t * __a, uint8x16_t __b) @@ -11909,6 +11967,38 @@ vst1q_u64_x3 (uint64_t * __a, uint64x2x3_t __b) __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u8_x4 (uint8_t * __a, uint8x16x4_t __b) +{ + union { uint8x16x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u16_x4 (uint16_t * __a, uint16x8x4_t __b) +{ + union { uint16x8x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u32_x4 (uint32_t * __a, uint32x4x4_t __b) +{ + union { uint32x4x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u64_x4 (uint64_t * __a, uint64x2x4_t __b) +{ + union { uint64x2x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_p8 (poly8_t * __a, poly8x16_t __b) @@ -11955,6 +12045,22 @@ vst1q_p16_x3 (poly16_t * __a, poly16x8x3_t __b) __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p8_x4 (poly8_t * __a, poly8x16x4_t __b) +{ + union { poly8x16x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p16_x4 (poly16_t * __a, poly16x8x4_t __b) +{ + union { poly16x8x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_lane_s8 (int8_t * __a, int8x8_t __b, const int __c) @@ -20647,6 +20753,14 @@ vst1q_bf16_x3 (bfloat16_t * __a, bfloat16x8x3_t __b) __builtin_neon_vst1q_x3v8bf (__a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_bf16_x4 (bfloat16_t * __a, bfloat16x8x4_t __b) +{ + union { bfloat16x8x4_t __i; __builtin_neon_xi __o; } __bu = { __b }; + __builtin_neon_vst1q_x4v8bf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst2_bf16 (bfloat16_t * __ptr, bfloat16x4x2_t __val) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index f8ff87c0c7a..df2ca4d8d2b 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -316,6 +316,7 @@ VAR7 (STORE1, vst1q_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR7 (STORE1, vst1q_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x4, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1q_x4, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR13 (LOAD1, vld2, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index a311ee0c997..4683d8978f9 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5249,6 +5249,53 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_4reg")] ) +(define_expand "neon_vst1q_x4" + [(match_operand:XI 0 "neon_struct_operand") + (match_operand:XI 1 "s_register_operand") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + "TARGET_NEON" +{ + rtx mem = adjust_address (operands[0], OImode, 0); + emit_insn (gen_neon_vst1x4qa (mem, operands[1])); + mem = adjust_address (mem, OImode, GET_MODE_SIZE (OImode)); + emit_insn (gen_neon_vst1x4qb (mem, operands[1])); + DONE; +}) + +(define_insn "neon_vst1x4qa" + [(set (match_operand:OI 0 "neon_struct_operand" "=Um") + (unspec:OI [(match_operand:XI 1 "s_register_operand" "w") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1X4A))] + "TARGET_NEON" +{ + rtx ops[2]; + ops[0] = operands[0]; + ops[1] = gen_rtx_REG (OImode, REGNO (operands[1])); + + output_asm_insn ("vst1.\t%h1, %A0", ops); + return ""; +} + [(set_attr "type" "neon_store1_4reg")] +) + +(define_insn "neon_vst1x4qb" + [(set (match_operand:OI 0 "neon_struct_operand" "=Um") + (unspec:OI [(match_operand:XI 1 "s_register_operand" "w") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1X4B))] + "TARGET_NEON" +{ + rtx ops[2]; + ops[0] = operands[0]; + ops[1] = gen_rtx_REG (OImode, REGNO (operands[1]) + 8); + + output_asm_insn ("vst1.\t%h1, %A0", ops); + return ""; +} + [(set_attr "type" "neon_store1_4reg")] +) + ;; see comment on neon_vld1_lane for reason why the lane numbers are reversed ;; here on big endian targets. (define_insn "neon_vst1_lane" diff --git a/gcc/config/arm/unspecs.md b/gcc/config/arm/unspecs.md index 573bdf00944..df5f3290fb0 100644 --- a/gcc/config/arm/unspecs.md +++ b/gcc/config/arm/unspecs.md @@ -465,6 +465,8 @@ UNSPEC_VST1 UNSPEC_VST1X3A UNSPEC_VST1X3B + UNSPEC_VST1X4A + UNSPEC_VST1X4B UNSPEC_VST1_LANE UNSPEC_VST2 UNSPEC_VST2_LANE diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c index e9b7d67f06a..0700058d3bd 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c @@ -116,15 +116,70 @@ void test_vst1q_p16_x3 (poly16_t * ptr, poly16x8x3_t val) vst1q_p16_x3 (ptr, val); } +void test_vst1q_u8_x4 (uint8_t * ptr, uint8x16x4_t val) +{ + vst1q_u8_x4 (ptr, val); +} + +void test_vst1q_u16_x4 (uint16_t * ptr, uint16x8x4_t val) +{ + vst1q_u16_x4 (ptr, val); +} + +void test_vst1q_u32_x4 (uint32_t * ptr, uint32x4x4_t val) +{ + vst1q_u32_x4 (ptr, val); +} + +void test_vst1q_u64_x4 (uint64_t * ptr, uint64x2x4_t val) +{ + vst1q_u64_x4 (ptr, val); +} + +void test_vst1q_s8_x4 (int8_t * ptr, int8x16x4_t val) +{ + vst1q_s8_x4 (ptr, val); +} + +void test_vst1q_s16_x4 (int16_t * ptr, int16x8x4_t val) +{ + vst1q_s16_x4 (ptr, val); +} + +void test_vst1q_s32_x4 (int32_t * ptr, int32x4x4_t val) +{ + vst1q_s32_x4 (ptr, val); +} + +void test_vst1q_s64_x4 (int64_t * ptr, int64x2x4_t val) +{ + vst1q_s64_x4 (ptr, val); +} + +void test_vst1q_f32_x4 (float32_t * ptr, float32x4x4_t val) +{ + vst1q_f32_x4 (ptr, val); +} + +void test_vst1q_p8_x4 (poly8_t * ptr, poly8x16x4_t val) +{ + vst1q_p8_x4 (ptr, val); +} + +void test_vst1q_p16_x4 (poly16_t * ptr, poly16x8x4_t val) +{ + vst1q_p16_x4 (ptr, val); +} + -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c index 44d69522dff..435f376b587 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c @@ -15,5 +15,10 @@ void test_vst1q_bf16_x3 (bfloat16_t * ptr, bfloat16x8x3_t val) vst1q_bf16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 1 } } */ \ No newline at end of file +void test_vst1q_bf16_x4 (bfloat16_t * ptr, bfloat16x8x4_t val) +{ + vst1q_bf16_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c index f0ac2d35c1c..b26068376be 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c @@ -15,5 +15,10 @@ void test_vst1q_f16_x3 (float16_t * ptr, float16x8x3_t val) vst1q_f16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 1 } } */ +void test_vst1q_f16_x4 (float16_t * ptr, float16x8x4_t val) +{ + vst1q_f16_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]!\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c index 24fdf3c0c1b..f14b4fb6ae6 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c @@ -5,15 +5,20 @@ #include "arm_neon.h" -void test_vst1q_p64_x2 (poly64_t * ptr, poly64x2x2_t val) +void test_vst1q_p64_x2(poly64_t *ptr, poly64x2x2_t val) { - vst1q_p64_x2 (ptr, val); + vst1q_p64_x2(ptr, val); } -void test_vst1q_p64_x3 (poly64_t * ptr, poly64x2x3_t val) +void test_vst1q_p64_x3(poly64_t *ptr, poly64x2x3_t val) { - vst1q_p64_x3 (ptr, val); + vst1q_p64_x3(ptr, val); } -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 1 } } */ +void test_vst1q_p64_x4(poly64_t *ptr, poly64x2x4_t val) +{ + vst1q_p64_x4(ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]!\n} 2 } } */